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Abstract 
Analogue VLSI artificial neural networks (ANNs) offer a means of dealing with the 
non-linearities, cross-sensitivities, noise and interfacing requirements of analogue sensors 
(the problem of sensor fusion) whilst maintaining the compactness and low power of 
direct analogue operation. Radial Basis Function (RBF) networks, as a means of per-
forming this function, have several advantages over other ANNs. 
The pulse-stream ANN technique developed at Edinburgh provides the additional 
benefit of implicit analogue-digital conversion and signal robustness. 
However, progressing this work requires the integration of high density analogue 
memory for parameterisation of the ANN since conventional weight refresh methods 
are too area and power hungry. For this purpose, standard CMOS floating gates have 
been proposed as these maintain the low process cost and easy availability of the neural 
circuitry. 
Investigation of this proposition proceeded in three stages: 
Evaluation of the suitability of a standard process for the fabrication of floating 
gates and exposure of the issues involved: feasibility, analogue programmability, 
layout optimisation and modelling. 
The interfacing of floating gates to Radial Basis Function (RBF) neural network 
circuits and development of programming approaches to cope with potentially 
destructive characteristics of high voltages and currents. 
Development of circuits for programming floating gates using continuous-time 
feedback to facilitate a rapid weight downloading phase from a software model. 
Three chips were designed, fabricated and tested to explore each of these sets of issues. 
Detailed discussion and measurements are presented. 
Conclusions have been drawn about layout optimisation, programmability and device 
aging and on the design and general suitability for purpose of standard CMOS floating 
gates. While these can be designed, interfaced to RBF circuits, and programmed to 
perform useful functions, their disadvantages make them more useful as a prototyping 
technique than as memory modules for inclusion in a final product. 
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Chapter 1 
Introduction 
1.1 Microelectronic Artificial Neural Networks 
Artificial neural networks (ANNs) are highly abstracted and formalised models of nat-
ural neural systems which owe more to statistics than to biology. Their architecture 
is radically different from that of a conventional computer and their computational 
power depends on an adaption of the parameters ('weights') defining the interconnect 
and response of large numbers of very simple processors. ANNs are applied to prob-
lem domains where algorithmic approaches are difficult, favouring instead a adaption 
of the weights of the nonlinear model implemented by the ANN to the form defined by 
training data. 
ANNs can be developed rapidly in software (either using custom code or off-the-
shelf packages), which provides easy flexibility for experimentation and customisation 
of algorithms. If the application demands speeds higher than can be serviced by generic 
serial computers, gains of several orders of magnitude can be obtained by mapping 
algorithms into fast DSP technology, especially if the inherent parallelism is exploited. 
For embedded systems, such as domestic appliance control, digital ASICs, which can 
easily be constructed by silicon compilers, can lead to significant reductions in physical 
system size. 
Recent advances in micromachining, smart materials, biotechnology and in other 
related fields have led to a remarkable growth in practical integrated sensor technolo-
gies. Many of these new sensors produce analogue data streams, which in addition may 
be (i) non-linear with regard to the physical stimuli, (ii) contain offsets, (iii) contain 
parasitic cross-sensitivities and (iv) subject to noise. 
Certain applications may further demand banks of sensors which may be poorly 
matched or even of entirely different types. Fusing of such data into sensible and 
usable outputs may be a complex task. 
Hardware ANNs may offer a solution to this problem in some cases. Demand for 
small, low-power, integrated packages (which in the case of so-called smart sensors 
may even incorporate on chip the sensor element itself) plays directly to the strengths 
of analogue VLSI ANNs since these provide compactness, low power and the ability 
to operate directly on analogue data streams. Typical systems interface to analogue 
sensor(s), provide signal conditioning, and classification or signal manipulation, and 
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provide digital output in a form suitable for subsequent digital processing or interfacing 
to standard digital busses. The use of the analogue/pulse-stream technique developed 
at Edinburgh University Electrical Engineering Department for building VLSI ANNs 
is pertinent here, since with analogue inputs and easily sampled pulse-coded outputs, 
the normally expensive analogue-digital conversion is implicit in the neural signal pro-
cessing. 
Gain and offset trimming in existing analogue sensor processing circuits has been 
achieved by potentiometers or via D/A conversion from on-chip RAM/ROM. However, 
such approaches are inappropriate for the high analogue data density demanded by 
ANNs whilst maintaining compact area and lower power; small, non-volatile, on-chip, 
analogue memory elements are required. Unfortunately such sensor systems are pre-
dominately a low volume product, constrained by a highly fragmented applications 
market [174] so it is not practical to resort to special, high cost, non-volatile fabrication 
processes to address this need. In fact it is imperative to control costs by subcontract-
ing sensor processing circuits out to compliant standard process fabrication as far as 
possible, limiting the sensor integration to minimal post-processing steps, wafer-wafer 
bonding or hybrid integration. 
The preceding discussion leads to two premises which form the basis of this work: 
aVLSI ANNs for embedded sensor processing (intelligent analogue-to-digital 
conversion) require a non-volatile memory technology in order to comply with 
low power and area budgets. 
High volume applications are rare; such commercial constraints depend on the 
development of systems which are integrable in widely-available (and thus low 
cost) generic fabrication processes. In addition, from a smart sensor perspective, 
where microstructures may be added in intrusive post-processing steps, standard 
multi-purpose processes with conservative design rules tend to be more com-
pliant [174]. Additionally, without process changes, existing designs and cell-
libraries are available, allowing for simpler and more convenient implementa-
tion. 
For this reason, the development of non-volatile synaptic memory for pulse-stream 
neural networks was done in a low-cost standard low-voltage CMOS process (SLy-
CMOS) which had not been intended for the design of floating gate memory cells. 
A further practical reason for this choice was the desire to build such circuits in a 
fabrication process easily available for future extensions or applications by the Edin-
burgh research group or even for adoption by other academic groups. At the time of 
writing neither Europractice (Europe) nor MOSIS (USA) offered special non-volatile 
processes to its academic customers. Use of standard processes also opens up greater 
opportunities for fabrication second-sourcing. 
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1.2 SLy-CMOS Floating Gate Memories 
The only non-volatile technology completely compliant with SLY-CMOS is the float-
ing gate memory. Floating gates are electrically isolated capacitors whose level of 
stored charge modulates the behaviour of the 'sense' transistor which it drives. Al-
though in the past floating gates have always been implemented in special fabrication 
processes and only used for digital data storage there has been much interest (and some 
success) in recent years in confronting the problems of implementing SLY-CMOS 
floating gates and also using floating gates to store analogue data. 
1.3 Project Objectives 
The particular ANN of choice in this thesis is the radial basis function (RBF) neural 
network. This architecture offers some advantages over the ubiquitous multi-layer 
perceptron (MLP) which will be mentioned in course and has also been subject of 
concurrent work mapping the RBF feedforward algorithm into pulse-stream analogue 
VLSI implementation using volatile capacitor weight storage with RAM-refresh [110]. 
The aim of the project then was to replace the capacitor used for weight storage in 
RAM-refreshed RBF circuits with a SLY-CMOS floating gate. The aim was not to 
build a complete non-volatile RBF chip (although that would be an ultimate goal) but 
rather to 
• Investigate the optimisation of SLY-CMOS floating gate design (for program-
mability) including following up issues of contention in the literature. 
• Characterise the pertinent non-documented features of the available SLY-CMOS 
process for selection of programming mechanism and modelling. 
• Build non-volatile floating gate adaptations of existing RBF subcircuit designs. 
• Develop SLy-CMOS circuits for on-chip addressable programming of the float-
ing gates. 
Develop algorithms for iterative downloading of network weights to the RBF 
from a software model. 
• Extend the RBF subcircuit designs to allow continuous time feedback program-
ming of the floating gates to speed the downloading phase. 
Initially the long-term non-volatility of the floating gates was also to be investigated in 
depth but this proved to be both more complicated and problematic than first envisaged 
and so has only been treated briefly to restrict the scope of the research. 
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The potentially complicated solid state physics issues behind floating gates such as 
electron transport and oxide systems is an extremely broad subject and often requires 
a high degree of scientific expertise, specialised laboratories and custom fabrication. 
Whilst these issues have not been ignored, the balance of treatment in this thesis is 
more abstract, considering SLy-CMOS floating gates as an engineering solution to 
non-volatile weight storage in analogue neural sensor interfaces. 
During the course of the project three test chips were designed and fabricated. 
Thus the thesis has been divided into two main sections, a review of ANN design, non-
volatile memory and SLy-CMOS floating gate specifics followed by three chapters of 
experimental results, one on each of the chips: 
Part One 
Chapter 2 - An introduction to the RBF algorithm 
and a review of pulse stream elements for 
constructing a VLSI implementation. 
Chapter 3 - A review of non-volatile weight storage 
focusing on the context and technology of 
floating gates. 
Chapter 4 A review of SLy-CMOS specific issues 
for floating gate implementation, current 
literature and specific context of the work. 
Part Two 
Chapter 5 TARDIS 	- Non-neural floating gate test chip, in- 
vestigating floating gate optimisation and 
programming mechanisms. 
Chapter 6 NEMO 	- RBF subcircuits based on SLy-CMOS 
floating gates, programming circuits and 
algorithms. 
Chapter 7 PARAFIN - Modified RBF subcircuits for 
continuous-time feedback rapid program-
ming of floating gates by development of 
one technique tested on NEMO. 
Finally Chapter 8 summaries the work and its findings and then discusses the ap-
propriateness of SLy-CMOS to implementing neural analogue sensor interfaces. 
Chapter 2 
Pulse Stream Radial Basis Function 
Circuits 
2.1 Introduction 
This chapter describes the radial basis function (RBF) neural network and existing 
analogue pulse stream circuits for its implementation in VLSI. Since these topics are 
dealt with in some depth in [110] which describes largely concurrent work on the 
implementation of a RAM-refreshable pulse stream VLSI RBF demonstrator chip, it 
was felt unnecessary to duplicate here such discussion in similar detail. 
2.2 Radial Basis Function Neural Networks 
The RBF neural architecture provides function approximation (or classification) based 
on a three-layer structure whose data processing behaviour depends on internal para-
meters of the network. In fact it can be shown that given unlimited network resources 
any function can be represented [133]. 
2.2.1 RBF Architecture 
The general structure is illustrated in figure 2.1 for a 2:5:1 network (2 inputs, 5 hidden 
units, 1 output). The input units pass the input data vector directly to each of the 
hidden units. Each hidden unit responds to an input vector dependent on the distance 
to the hidden unit centre applied to some non-linear function (which may be weighted). 
The hidden units in figure 2.1 have various centre locations and use a weighted radial 
Gaussian non-linearity'. 
'The radial Gaussian non-linearity is the most popular applied to the RBF but it is not exclusive. 
Functions such as thin-plate splines, multiquadratic and inverse multiquadratics are also common; it is 
the nonlinearity which is essential rather than its specific form. A exception might be if the RBF is 
attempting to fit some known non-linearity. For example, an RBF digital channel equaliser which must 
interpret data corrupted by random Gaussian channel noise [29] would have an optimal, Bayesian, solu-
tion with centres at locations exactly specified by the channel transfer function and with Gaussian non-
linearity with the same standard deviation of the noise. A solution with non-Gaussian non-linearities 
would be possible but less optimal. 





Units 	 Hidden Units 	 Units 
Figure 2.1: Radial basis function neural network architecture. 
The weighted summation of the hidden-unit responses is calculated by the output 
unit or units. 
Thus the complete operation of the RBF can be expressed as 
M 
	
Yk = E Wkc0(I± - 	 (2.1) 
j=o 
where Yk  is the output of output unit k, is the input vector, E j is the centre location of 
the hidden unit j, 11 is the distance metric, ) is the non-linearity of the hidden units 
and W2k is the weight associated with the connection between hidden unit j and output 
k. Hidden unit j = 0 is usually a bias unit whose output is always unity - this is to 
allow a non-zero RBF response to an input vectort which is outside the receptive field 
of the hidden units. 
The REF may be used to build a multi-dimensional non-linear model to represent 
an underlying function of the input data, or else a discriminatory function used to 
classify the input data. An RBF classifier therefore expands feature space non-linearly 
into a higher dimensionality where linear classification techniques may be applied. 
Notice that there are many variants of the general RBF form shown (see, for example, 
[73]) but these will not be considered here. 
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2.2.2 RBF Training 
A simple way of setting the hidden-unit centre locations is to populate, densely and 
uniformly, the whole of input feature space (the multi-dimensional 'space' defined by 
all valid input vectors). However this is very computationally expensive and imprac-
tical for parallel VLSI implementations. To reduce the number of hidden-units a more 
parsimonious approach is required. This may be by taking some random subset of the 
training data and using these to define the centres, or by using some form of cluster-
ing algorithm such as k-means [116]; here centres become localised about centres of 
data density. Orthogonal Least Squares (OLS) [28] is an alternative method which in-
volves systematic elimination of hidden units which contribute least to minimising the 
mapping error of the RBF. 
Once the hidden units have been set, the connection weights to the output units 
can be found by fast linear techniques such as least mean squares (LMS) [172] or the 
pseudo-inverse matrix technique [14]. 
Off-line, hidden-layer training and fast linear output layer training make RBFs 
faster to train than multilayer perceptrons (MLP5) [14] and avoid pathologies of MLP 
backpropagation or gradient descent training such as local minima. It is also possible 
to train an RBF with supervised error minimisation techniques; while this may lead to 
an improved solution over unsupervised training, the RBF training advantages are lost. 
2.2.3 RBF Sensor Classifier 
In addition to the fast training and avoidance of MLP pathologies, there are other fea-
tures which make the RBF attractive for the specified aim of classifying and condition-
ing analogue sensor data: 
• Use of a clustering algorithm can lead to clearly identifiable centre locations 
which have a real-world interpretation which can aid development and debug-
ging. 
• Novelty detection is more natural to RBF architectures [103] due to the closed 
form representation of feature space. If an input vector is far from any network 
centre, then the incoming data is not similar to any of the training data. This can 
allow the network to void erroneous reactions to unknown conditions and allow 
flagging of anomalous data, such as that due to sensor failure. 
Some RBF sensor processing applications which are already under development 
include: 
• Real-time detection of differential species in a gas mixture to overcome the poor 
selectivity of existing surface-acoustic-wave gas sensors [75]. 
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. Remote sensing of water vapour and temperature for weather forecasting [168]. 
• Object form discrimination from arrays of piezoelectric polymer stress sensors 
[18]. 
All of these applications would benefit from a compact low-power implementation. 
Gas sensors must be suitable for mounting in inaccessible locations and run from small 
batteries. Remote sensing systems may be based in satellites (small size required to 
reduce payload launch expenses) or remote self-powered ground station (transmission 
of raw data back to base would require too much power and excessive receiver-end 
storage) 2•  And development of the object discrimination work could lead to an ar-
tificial tactile system for remote robotics applications where again physical size and 
power consumption would become critical for autonomous operation in inaccessible 
environments. 
2.2.4 Requirements of a VLSI RBF 
Construction of a VLSI RBF requires the implementation of three components 
Distance metric calculator for hidden units. 
Non-linearity function of hidden units. 
Weighted summation function of the output layer (multiply-accumulate opera-
tion). 
Circuits implementing these functions were being developed concurrently to this 
work for a RAM-refreshed pulse stream RBF demonstrator chip called PAR [110]. 
Some competing RBF circuit designs have been described in [110], therefore such 
discussion has not been replicated here. However, due the central nature of the pulse-
stream RBF circuits to the work of this thesis it was worthwhile to briefly describe how 
these functions have been implemented. The non-volatile RBF circuits developed in 
this project are not identical to these circuits. The details of these differences will be 
discussed in later chapters where floating gate memories are applied. 
2.3 PWM Circuit Implementation 
Pulse-width Modulation (PWM) calculations are performed by compact PWM-controlled 
analogue circuits and the resultant activation voltage stored on a capacitor (Fig. 2.2). 
2Watkins eta! [168] have actually pursued an digital-analogue hybrid RBF sensor chip. Analogue 
weights were stored on capacitors and refreshed from RAM using D/A conversion. Watkins et al admit 
that this limitation must be addressed for an operational system. 
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This voltage is pulse-width modulated by a comparator whose other input is a ramp 
which may define a linear modulation (a), or some form of neural squashing function 
(b). With the signal thus temporally-encoded, propagation, to a second network layer 
(whether on or off chip) or to an output, is robust. This technique and implementations 
are described in more detail in [120]. 
activation voltage 




Figure 2.2: Schematic representation of PWM encoding for pulse-stream ANNs. 
The use of the pulse-stream approach is especially pertinent for the described 
sensor data conversion, since with analogue inputs and pulse-coded outputs, the nor-
mally expensive analogue-digital conversion is implicit in the neural signal processing. 
Pulse-stream ANNs may then be considered to form a class of 'intelligent' analogue-
digital data-reducing converters naturally bridging analogue sensors and subsequent 
digital data processing. While pulse-stream computation may not achieve the densities 
or speed of purely analogue approaches, the value of the above advantages makes it 
more attractive for such applications. 
2.3.1 Euclidean Distance Calculator 
The Euclidean distance is a simple geometric metric for calculating the distance between 
two point vectors, a and b, in multi-dimensional Euclidean space 
distance = 	(b - a)2 	 (2.2) 
where are there are 0. .m dimensions to the Euclidean space and a3 and b3 are the point 
vector components in dimension j. In classifier terminology the Euclidean space may 
be called feature space where each dimension represents one feature of measurement. 
3 The Euclidean distance metric is the most common and intuitive for the RBF network but other 
metrics such as the Manhattan may be equally applicable. Here an approximation to the exact Euclidean 
distance is proposed exploiting the MOSFET saturation region characteristics. 
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The Euclidean distance calculator circuit uses ratioed pairs of transistors [125] so 
called because of the W/L ratio between the constituent transistors of the pair. 
bias 
VI 	 V 2 
'fat' 	 'thin' 
transistor transistor 
I 'outi 
Figure 2.3: Ratioed pair schematic 
A simple ratioed pair is shown in figure 2.3. The transistor on the left has a very 
much larger W/L than the one on the right and they are hence referred to as fat and thin 
as shown. The high transconductance of the fat transistor means that it can pass up to 
the whole bias current, 'bias  with a V of only about a threshold. Thus, while both the 
fat and thin transistors are in saturation, node x is always clamped approximately one 
threshold voltage above Vi . This means the output current of the pair, 'outl,  depends 
on the saturation characteristic of the thin transistor with V which is a function of 
the difference between V2 and V1 and is an approximation of one half of the Euclidean 
distance characteristic (le. where V2 > VI ). 
Mathematical analysis begins by taking the first order saturation region approxim-
ation of MOSFET operation: 
Ids = 	( 5 - 
	
(2.3) 
so then the currents in both transistors (ti = thin, f  = fat) can be estimated: 
If  = If, (V1 - 	- VT) 	 (2.4)  V. 
Iti = i1 (V2 - 	- VTP ) 	 (2.5) 
Equation 2.4 can be re-arranged in terms of V and substituted into equation 2.5 to 
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provide an expression for It , * 1outl 
'out1 =
A 









( 	 nLOffi 
For the other half of the Euclidean distance characteristic, where V1 > V2 , a com-
plimentary ratioed pair is required where V1 drives the gate of the thin transistor and 
V2 the gate of thefat transistor. This gives 
2 
1.1.2




Since only one ratioed pair output is non-zero for any V1 ,V combination, a complete 
Euclidean distance approximation can be achieved by Kirchoff summation of 'outi  and 
10ut2 to yield Idistance: 
'distance = — (1 - VD 2 	— VI) 	(2.8) 2 
where 'distance  is dominated by the correct formulation immediately to the right of the 
equality. This circuit was initially proposed in [35]4  (See figure 6.8). 
2.3.2 Non-Linearity Calculation 
As mentioned in section 2.2.1, the non-linearity function of the hidden-units can be 
a Gaussian or some other function which adequately represents a closed form region 
within feature space about the defined centre location. In [35] the distance current 
was used to linearly discharge a capacitor and thus compute an activation voltage pro-
portional to the distance calculation. Similar to the scheme described in section 2.3, 
this activation voltage could be transformed into a pulse width. Using a non-linear 
ramp such as a Gaussian 'on its side' simultaneously implements computation of the 
non-linearity function. This implementation, however, had several disadvantages: (i) 
Requirement for large area activation capacitor, (ii) Finite evaluation time to allow 
'The original published incarnation used n-channel rather than p-channel transistors. The p-channel 
version is actually preferred since the lower p-channel conductivity provides a wider dynamic signal 
range for a given 'bias 
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discharge of capacitor, and the need for additional circuitry to control this period, and 
Dynamic voltage storage. 
Therefore, instead of directly copying the implementation in [35], some considera-
tion was given to replacing this circuit with one which uses some inherent non-linearity 
of MOSFET operation. A physical non-linearity of natural transistor characteristics 
would seem as potentially valid as a strictly mathematical one and also easier to imple-
ment. Since there is currently no accepted standard method to determine the standard 
deviation of a Gaussian non-linearity, actually choosing the optimal 'width' of an ar -
bitrary non-linearity presents no additional difficulties. 
These designs are described in this section. The design actually used on the test 
chip described later was not that considered the best, but the reason for its selection 
will be described shortly. 
A circuit proposed by the author is shown in figure 2.4(a). Transistors Ml to Mm 
mirror the currents from the Euclidean distance circuits of each dimension of the net-
work. The Kirchoff summation of these currents flows through Mia to Mma which 
mirrors this to M3. M4 is a diode connected load which maps this current into a voltage 
which drives the nonlinearity circuit of M5-M7. This circuit comprises an inverter with 
a transition curve which is smoothed by the feedback action of the diode-connected 
load M7. The width of the centre in this circuit is controlled by transistor sizes. Whilst 
it is possible for the RBF to use a fixed-width non-linearity, in the case of limited 
network resources, the ability to modify the non-linearity width adds an extra degree 
of freedom which, depending upon the data being modelled, may much improve the 
classification response. The simple modification of removing the pull-up transistor of 
the inverter and the diode-connected load and replacing these with a single p-channel 
transistor driven by a Vw jdth parameter (ie. a current-sink n-type inverter) is shown in 
figure 2.4(b). It was found that an effective adjustable non-linearity could be produced 
as shown in figure 2.5. 
Mayes adapted the diode-connected load idea in the circuit of figure 2.4(a) to make 
it operate directly on the distance current and to have an electrically modifiable width. 
One diode-connected load and one pull-up width transistor is distributed for each di-
mension as shown in figure 2.6. These non-linear resistances are thus connected in 
parallel and so scale with the total distance current. Thus a non-linear transresistance 
implements the RBF non-linearity function. The width transistor Mla,M2a,..,Mma 
modulated the non-linear pull-up resistance under the control of Vdth such that a 
family of non-linear transfer curves could be produced (see figure 2.7). 
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Figure 2.4: (a) Summation and feedback-inverter non-linearity circuit, (b) Summation 
and current-sink n-type inverter non-linearity circuit. 
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Figure 2.5: Simulated distance circuit and current sink n-type inverter non-linearity 
response in two dimensions with centre located at (1.5V,1.5V) for (a) Vdth = OV, (b) 
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Figure 2.6: Circuit schematic of distributed load non-linearity 
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Figure 2.7: Simulated distance circuit and distributed transresistance load non-linearity 
response in two dimensions with centre located at (1.5V,1.5V) for (a) Vdth = 2.OV, 
(b) Vdth = 2.5V, (c) Vw jdt/?, = 2.75V and (d) Vdth = 3.OV. 
Compensation Circuit 
Unfortunately a problem exists with the new non-linearity circuit when large values of 
Vcentre and Vdth are combined. As seen in figure 2.8(a) the non-linearity never peaks 
at the centre value. The reason for this behaviour will be described briefly. 
Expanding equations 2.6 and 2.7 gives 
I = Ott (V2 - V1)2 - 	 (V2 - V1 ) + 	 (2.9) 











+ 	'f2  
If2 





This current provides an inherent offset, such that the 'dist  is not truly zero when 
Vin = Vcentre as it should be. However 'dist  is minimal at this point so it is not generally 
a problem. But due to the body effect changing channel conductivity, this current is 
"I 
•inO[VI - 	3 	U 	 - 
(a) 	 (b) 
3 
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Figure 2.8: Simulated response of Euclidean distance circuit and distributed load non-
linearity for centre at (1 .5V,2.75V) with Vdth=3V. (a) without compensation circuit, 
(b) with compensation circuit. 
dependent upon Vcn tre and can rise to several tens of nanoamps . When Vdth is 
large, the conductivity of the pull-up transistors in the non-linearity circuit is low, this 
offset current can then be so high as to prevent the non-linearity peaking at the centre 
location as seen in figure 2.8(a). Because it is important to allow very narrow centres to 
define localised receptive fields, it is not appropriate to simply limit Vdth. Therefore 
some means of eliminating the offset is required. 
Figure 2.9: Circuit schematic of Euclidean distance calculator cell 
Mayes designed a compensation circuit which was added to the basic Euclidean 
5 Mayes attempted to annul the body effect by use of separate wells such to force V = OV but found 
this solution to be too area intensive. 
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distance calculator circuit. This comprised a third ratioed pair which had both gate 
terminals connected to Vcen tre or This compensation pair then outputs only the 
offset current, which can be doubled and removed from 'dist  by Kirchoff summation. 
This is shown in figure 2.9 where the ratioed pair connected at a is the compensation 
pair. The current mirrors are used to remove twice the bias current from 'djst• 
To ensure that the distance response is symmetrical and intersects the x-axis at 
V1 = V2 requires 
p_u_I 	- 	I 
Of,
11 - 
- 	f2 — - 0 13 	 (2.12) 
/3f2 Pj3 
In fact the original current-sink n-type inverter non-linearity (figure 2.5) would 
appear to offer a number of advantages over the modified distributed transresistance 
load version (figure 2.7): 
• There is no need for the extra complexity and area of the compensation circuit 
since the non-linearity works in voltage rather than current mode. 
• The original circuit has a wider dynamic range both of 1wjdth  and activation 
potential. 
• The original circuit allows for smaller receptive fields and these are preferable 
since data may cover small and intricate regions of non-linear feature space. 
However, fabrication and evaluation of this alternative design would require addi-
tional effort somewhat removed from the principal aim of adding non-volatility to the 
RBF. Since Mayes' circuit was already fabricated and tested and had been used with 
some success for classification it was decided to use this, and the compensated distance 
cell for the purposes of this project. 
2.3.3 Multiplier 
The final functional element required for the RBF is a linear multiplier-accumulator 
for the output layer. Multiply-accumulate is also a fundamental operation of the MLP 
neural network and so this functionality has already been the subject of significant 
previous study within the Edinburgh neural group, culminating in the EPSILON [33, 
34, 7 1 ] and EPSILON2 [87, 86] pulse-stream MLP chips. 
The EPSILON multipliers used two transistors biased in their linear region of 
operation. Churcher [36] proposed an alternative design using two transistors biased 
in saturation. Although this circuit was not implemented by Churcher for funding 
reasons, a version incorporating amorphous silicon (a-Si:h) resistors was successfully 
fabricated by Holmes [80]. He observed that the circuit was simpler, required much 
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fewer bias voltages and currents than the EPSILON design and that they were less 








(a) 	 (b) 
Figure 2.10: (a) Schematic of multiplier circuits, (b) Cascading of multiplier to build 
multiply accumulate circuit 
The operation of the multiplier is illustrated schematically in figure 2.10(a). I 
may be higher or lower than 'zero such that when the PWM-modulated input closes the 
switch connected to the sum node, 'weight  is established equal to the difference between 
the currents. 'weight  may linearly charge the activation capacitor (if 'set < 'zero) or 
linearly discharge the activation capacitor (if 'set > Izero) - the capacitor has already 
been preset to some intermediary voltage by pulsing of the reset switch. Thus the 
activation potential, V,, t is 
'weight tpWM_inp ut (2.13) = VINIT VOLTS + 	
Cact 
where . tpwM_i nput is the duration of the PWM-modulated input (ie. the length of time 
the switch stays closed) and Cact is the activation capacitance. Thus a 2-quadrant 
multiplication is implemented; VINIT VOLTS represents an offset zero point. 
This circuit is cascadable as shown in figure 2.10(b); the activation capacitance is 




N Cact E 'weight(j) Ti 
i=1 
(2.14) = VINIT VOLTS + 
Pulse Stream Radial Basis Function Circuits 	 ING 
This then implements the multiply-accumulate function (with implicit normalisation to 
keep the voltage within range) required by the RBF (where 11 . . ry are the PWM-coded 
outputs from the N hidden units of the RBF). 
The weight, w of each multiplier is determined by 'setS  Churcher proposed using 
a differential stage to implement an approximately linear mapping from the voltage 
stored on a RAM-refreshed capacitor; Holmes used a current mirror to copy the cur-
rent in an a-Si:h resistor; and Mayes used dynamic current minors to set up 'set  and 
2.4 Summary 
This chapter has briefly described the components required for RBF operation: a multi-
dimensional distance calculator, a non-linear mapping function and multi-dimensional 
multiplier-accumulator. The implementation of these functions in pulse-stream VLSI 
has then been briefly described. These circuits will be considered further in chapter 6 
when arrays of RBF subcircuits are constructed and discussed. 
Chapter 3 
Review of Long-Term Synaptic Weight 
Storage 
3.1 Introduction 
This chapter contains a brief review of various technologies and techniques used for 
non-volatile weight storage in analogue VLSI ANNs. This serves to provide a context 
for the work of this thesis, describing in particular the operation of standard CMOS 
floating gates, showing how they relate to the many other approaches of providing non-
volatility in analogue VLSI ANNs but, it is argued, the most appropriate technology 
for providing the requirements detailed in chapter 1. 
3.2 Properties of Non-Volatile Technologies 
The simplest and most easily programmable analogue VLSI memory, as opposed to 
parameters hardwired by device geometries', is the storage of charge on poly-poly or 





Unfortunately, since a pass transistor must be provided to initialise the level of charge 
on the storage capacitor, the stored charge will leak due to the reverse-biased junc-
tion diode and subthreshold conduction of the pass transistor as shown in figure 3.1. 
Vwght then degenerates over time. The acceptable hold time depends on the required 
precision but is typically of the order of milliseconds. 
Improvement on this hold time is not simple; convenient non-volatile analogue 
memory is one of the significant shortcomings of VLSI technology. However, there 
are many approaches to this problem - both circuit designs and special devices - which 
can be categorised according to a number of features such as those listed in table 3.1. 
'Hardwiring of weights is undesirable because it precludes re-training of the network, even to trim 
hardware offsets. 
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Programmed Does the memory involve the reprogramming of a resistance ele- 
Parameter ment, a voltage, a transistor threshold, etc.? 
Power Does the memory require a continual application of power to re- 
Dependency tain its value? 
Retention How long is the stored weight non-volatile and how does it even- 
Time tually decay? 
Precision How precisely can the weight be set and what happens to the pre- 
cision over time. eg . exact hold, gradual decay, abrupt decay? 
Endurance How many times can the memory be reprogrammed before the 
device fails? This is particularly important for chip-in-the-loop 
training of ANNs: one-time programmability is insufficient here. 
Failure How does the memory fail? eg. Does it become unprogrammable, 
Behaviour or only programmable over a limited range. 	Does the existing 
weight value collapse? 
Yield How many inoperational memories can be expected to be fabric- 
ated? ANNs can often tolerate a few unprogrammable weights 
but only up to a point. 
CMOS Does the memory require a special fabrication process, post- 
Compatibil- processing of a standard CMOS process or entirely compatible 
ity with standard CMOS without further processing? 
Programming How fast can the memories be programmed to target weights? 
Speed Again this impacts upon the practicality of chip-in-the-loop train- 
____________ ing. 
Programming Non-linear programming substantially complicates the program- 
Linearity ming procedure and may also slow it down. 
Read/Write Can weights be written to whilst they are being (correctly) read? 
Synchron- Important for continuously adaptive systems or non-linear pro- 
icity gramming with feedback. 
Cell 	Size 	/ Standard VLSI circuit requirements: must not be too large or draw 
Power too much power. 
Table 3.1: Selection of criteria for evaluation of a non-volatile analogue memory tech-
nology 










bias diode storage 
leakage capacitor 
Figure 3.1: Analogue weight storage on capacitor with charge leakage paths 
One issue which may be of contention is power-up non-volatility. This may seem 
an oxymoron using the traditional definition of non-volatility: retention of data in the 
absence of power. However it is argued here that while a strict partitioning of volatile 
and non-volatile digital technologies is reasonable since there is an implicit storage 
of data in digital logic circuits (using basic elements such as flip-flops, registers and 
static RAM cells) so system states can exist indefinitely in °the presence of power. The 
same is not true of analogue parameters in an analogue circuit - data held on switched 
capacitors degrades immediately even in the presence of power. Retention of analogue 
data even in the presence of power then becomes problematic and may aptly be labelled 
a problem of analogue volatility. Therefore it has been decided to categorise analogue 
memories into three classes: 
I. Volatile: Charge storage on a (leaky) switched capacitor. 
Power-Up Non-Volatile: Storage of analogue parameter in the presence of con-
tinuous power. 
Power-Down Non-Volatile: Storage of analogue parameter in the absence of 
continuous power. 
Volatile capacitor methods have already been mentioned. Memories of the other 
two classes will be described in the following two sections. 
3.3 Power-Up Non-Volatile Technologies 
Most circuit-based approaches to non-volatility directly tackle the problem of charge 
leakage from capacitors. This requires either compensation or an attempt to limit the 
leakage, or alternatively a refreshing or regeneration of the weight value. 
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3.3.1 Leakage Limitation and Compensation 
The hold time of the capacitor can be improved by limiting the leakage current or 
compensating for its effect. Two proposed designs are: 
• Improved sample-and-hold: The circuit of figure 3.1 is a basic sample-and-
hold; Vittoz et al [166] proposes the use of a two amplifier sample-and-hold 
which attempts to ensure zero volts across both the leakage paths of junction 
diode and channel. Because of inevitable imperfections leakage will still occur, 
but hold times can be increased to a number of seconds. 
• Differential capacitor: Instead of a single capacitor, Vwe jght is stored as the dif-
ference in voltages between two capacitors, Vd 2ff. Since both capacitors decay 
in a similar way, the decay in Vwe jght is less severe. (Horio et al [82] propose 
periodically refreshing the memory by resetting the voltage on one capacitor to 
Vdf I  + Vre1 and the other to V,1. However sensing error of Vdf f gradually 
degrades Vweight). 
Increasing hold times beyond more than a few seconds (or possibly minutes if run 
at low temperatures) requires a more explicit approach to tackling capacitor charge 
leakage. This requires some form of weight refreshing or weight regeneration. 
3.3.2 Weight Refresh and Regeneration 
Several approaches can be taken to weight refresh or regeneration. Most are general 
techniques for storing analogue values in VLSI, others are distinctly 'neural' and rely 
on continuous learning in the ANN. These may be categorised as follows 
• Local digital storage 
• Global refresh 
• Local refresh 
• Continuously adaptive circuits 
3.3.3 Local digital storage 
Digital SRAM cells use two loop-connected inverters to ensure that the binary value 
will not decay. Values held locally at neural cells may be used to set weights through 
some form of simple analogue-digital conversion. 
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Figure 3.2: Multiplying (Current) Digital-Analogue Converter with SRAM cell inset 
A simple example of such system is shown in figure 3.2. This employs a multiply-
ing digital-analogue converter (MDAC) which multiplies the digitally held weight into 
an analogue current, 'oejght  according to 
N—i 
'weight 
- : 2 	 (3.2) 
- 
j=o 
where d3 is the digital bit held in register cell j and N is the register length. Analogue 
VLSI ANN applications of this memory are described in [79, 85, 158]. An early pulse-
stream ANN used a similar technique where a digital register was used to gate pulse 
trains [118]. 
Although this technique could be expanded to any reasonable required precision, 
its principal disadvantage is the large area required. 
3.3.4 Global Refresh 
An alternative technique is to lump all the digital storage together (often in an external 
RAM chip but it could be on-chip). Weights are now stored as analogue voltages on 
capacitors but leakage is handled by a refresh cycle. The RAM is clocked through and 
each weight is digital-to-analogue converted and (re-)stored on the relevant capacitor. 
Provided that the refresh cycle is fast enough, intermediate degeneration of weights 
is not sufficient to adversely affect the ANN operation. This may be a problem for 
large networks where many weights must be refreshed; here the refresh rate and/or the 
storage capacitor size must be increased. This technique is also particularly power con- 
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suming (particularly in the D/A conversion), requires a large area, especially when the 
interconnect is considered and the fast analogue busses can be a considerable source 
of noise. However the concept is simple and it is very easy to change weights, mak-
ing this technique one of the most popular for analogue VLSI ANNs, including those 
designed in the Edinburgh neural group. 
3.3.5 Local Regeneration 
An alternative approach which avoids the problems associated with high speed refresh 
busses is to regenerate the analogue weights locally. This may be done using (i) stair-
case regeneration, or (ii) with an AID/A loop. 
Staircase Regeneration 
A possible circuit proposed by Vittoz et al [166] is shown in figure 3.3. Globally 
distributed Vstair  is continually ramped up in quantised steps as shown. When Vs tajr > 
T/we ight, the switch closes and Vwe jght is reset to the nearest quantization level above 
its current value. After this, the logic ensures that the switch remains open until the 
system resets with the return to zero of Vs tajr . The period of V8 tair must be less than 
the time it takes for Vwe jg ht to decay more than a quantization level'. The use of a 
low leakage sample-and-hold may help. This approach can be scaled to any size of 
network since no cycling through of RAM addresses is required. Castello et al [22] 
and Hochet [76] describe similar approaches (Hochet using a linear ramp instead of a 
staircase). 
A/D/A Loop 
Another local regeneration scheme involves an iterative procedure of quantization and 
weight refresh using an AID/A loop (analogue-digital-analogue conversion) to restore 
the analogue voltage on a capacitor. The quantization rounds up to allow for interme-
diate leakage from the capacitor [16, 104]. Cauwenberghs and Yariv [25] adapt this 
scheme to use an incremental refresh rather than overwriting the stored V9ht  such 
to avoid unrecoverable quantization errors. Variants on this design include a current-
mode approach (using a current latch [45]) and a frequency-mode approach (with a 
voltage controlled oscillator (VCO) and frequency locked loop (FLL) [82]). 
While no comparison exists in the literature, it would seem likely that global re-
fresh techniques using data fixed digitally in RAM would offer greater robustness than 
2 1t must be ensured that 1/ejght  will decay (fall towards zero) rather than degenerate (diverge ran-
domly from its initial value). 
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Figure 3.3: Staircase refresh circuit 
local regeneration where the data representation is transient and for much of the time 
exists solely in an analogue representation which may be prone to gradual or abrupt 
corruption. 
Unfortunately these schemes are also area intensive and are susceptible to noise 
which may flip Vwe jght irrecoverably to the wrong quantization level. 
3.3.6 Continually Adaptive Circuits 
The preceding circuits are appropriate, not only to ANNs, but wherever an analogue 
memory is required in VLSI. But in ANN-specific circuits which incorporate on-chip 
learning (OCL), V 9ht may be continually updated by the learning system such that 
it need not be held constant. Vweight  is held on a capacitor and may be incremented or 
decremented by learning circuits. 
1/weight can be maintained in three ways: 
With the continuous application of external stimulus such that learning is al-
ways on-going (weight decay in the absence of stimulus, but recovery upon the 
reintroduction of stimulus) [56, 101, 102, 148]. 
With sufficiently rapid learning, weights can be refreshed by periodically re-
learning from a fixed training set between applications of novel data [5, 20]. 
3. After the learning phase V 9ht is copied into a storage cell such as an AID/A 
loop [24]. Montalvo et al have proposed - although not implemented - the use of 
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floating gates (see section 3.5) as secondary non-volatile storage in an on-chip 
learning capacitor weight system [113]. 
On-chip learning is a difficult problem, demanding complicated designs. The high 
precision needed for back-propagation-type algorithms [17, 101, 102, 178] requires 
that less-mathematical, more technology-led designs are necessary. These issues are 
also important in the reduction of circuit size and complexity. 
3.3.7 Battery-Backed RAM 
Dallas Semiconductor and Benchmarq have introduced non-volatile SRAM chips (bat-
RAMs) which contain a lithium battery which provides sufficient power for over 5 
years data retention when the external supply is removed. These comprise SRAM, 
battery and controller on a small PCB which is epoxied into the packaging. Sizes of up 
to 4Mbits [40] are available. Although the cost is higher than for a comparably sized 
EEPROM (see section 3.5.4), the SRAM advantages of fast write time and unlimited 
reprogramming are retained. 
It is possible to use battery-backed RAM in global refresh ANN weight storage to 
achieve a form of pseudo-power-down non-volatility. However, this system is not fully 
integrated as desired and requires a rather large battery which must be protected from 
soldering by complex packaging. It is not suitable for local regeneration techniques 
because of their higher power demands. Unlike EEPROMs, batRAMs cannot be re-
programmed after their rated retention period but must be discarded; it is also worth 
noting that lithium is a well recognised environmental toxin [41]. 
A few research groups are developing solid-state thin-film rechargeable batteries 
using various lithium compounds as electrodes. Layers of these batteries are deposited 
using techniques compatible with the eventual integration with circuits on VLSI wafers 
although this does not yet appear to have occurred. A typical thin-film battery area is 
of the order of a square centimetre and so is comparable with large microprocessor 
dies. A recent lithium-ion thin-film battery provides - 100 milliamp-hours at 3.6V [2] 
(achieving a higher energy density than lithium coin batteries for a number of techno-
logical reasons). In the near future there is then the potential for circuits with on-chip 
power supplies (although at present manufacturability is a problem)'. These batteries 
might drive miniature ultra-low power circuits or provide pseudo-power-down reten-
tion using very low power RAM cells. The benefit of integrating the power source 
on-chip is the packaging size reduction and greater protection for fragile battery con-
tacts. 
3 This paragraph is based on a correspondence with Te-Yang Liu, a research associate at the Electro-
Optics Technology Center of Tufts University, USA. 
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3.4 Power-Down Non-Volatile Memories 
All the previously described memories are fully compatible with SLy-CMOS since 
they are simply circuit designs. This means that they also should have high endurance 
and yield. However all require some input of power to maintain their non-volatility. 
To minimise power consumption and battery size, as little power as possible must 
be devoted to maintaining the weights and certain applications may even permit long 
shut-down periods to preserve battery charge. This is particularly important if it is 
impractical, expensive or disruptive to have to replace the batteries (such as in a remote 
sensing station) and re-establish lost weight values. It may also not be convenient to 
maintain power between establishing ANN weights and fixing it in operation position 
(ie. shipping requirements). Furthermore, sensors may need to be removed from power 
sources and carried to new locations. In all these cases it would be required that the 
system would start up with the same weight set regardless of disruption to power. 
Another consideration is power consumption during operation. By definition power-
down non-volatile memories require zero external power to preserve their value al-
though all will require some power to actually sense it during operation (eg. current 
in a resistor). However the support circuitry for power-down non-volatile memories 
is generally far simpler than that of a power-up non-volatile memory cell leading to a 
considerable power saving during power-up operation. 
A final consideration is the reduction in switching noise and system complexity if 
the need for continually operating refresh circuits is removed. 
Until recently, establishing weights by setting geometries of circuit elements at 
fabrication time was the only way of achieving this in a standard CMOS process. But 
this is extremely inflexible, precluding even trimming of analogue offsets let alone 
customising weight sets and subject to diverse behaviours due to fabrication mismatch 
(laser-trimming of on-chip resistors could help but this is inconvenient, non-standard 
and expensive). 
Therefore non-volatile technologies were used which either required special fabric-
ation processes or post-processing of standard CMOS wafers. Some such technologies 
include 
1. Silicon Nitride: MNOS (metal-nitride-oxide-silicon) technology and its des-
cendent, SONOS (silicon-oxide-nitride-oxide-silicon) - which has better scalab-
ility with shrinking process geometries, lower control voltages, better retention 
and endurance [171] - store charge in discrete traps in a silicon nitride layer 
above a transistor channel, thus modifying the transistor threshold as viewed 
from an upper control gate (a similar principle to floating gates described in sec-
tion 3.5). 
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Ferroelectrics: a ferroelectric film has a highly non-linear dielectric composed 
of irregular domains which are polarised by applied electric fields. These may be 
used as capacitors in ferroelectric DRAM cells which retain their charge when 
power is removed. Polarisation is not abrupt, and intermediate characteristics 
can be exploited in an analogue manner [37]. 
Programmable Resistors: modifiable resistors (memistors) have been con-
structed for ANNs using (i) tungsten oxide, (ii) bismuth oxide, and (iii) copper 
sulphate electrolytes (electrochemical synapse). 
Amorphous Silicon: amorphous silicon deposited between two metal electrodes 
forms an electrically programmable resistor due to a narrow conducting filament. 
The resistance may be varied bidirectionally over a range determined by the 
electrode metal by the application of positive or negative pulses following a high 
voltage forming pulse. 
More detailed description of these special technologies is given in [80] and [119] so 
will not be replicated here. None of these memory devices was considered suitable for 
the applications described in chapter 1 due to the need for special fabrication processes, 
or at least post-processing of a SLy-CMOS wafer. 
Floating gate memories offer power-down non-volatility but also require special 
fabrication processes. However, as will be shown in chapter 4 these have the potential 
to be fabricated, although less ideally, in SLy-CMOS which makes them the most 
promising devices to meet the specification of chapter 1. Before describing analogue, 
SLy-CMOS floating gates, their direct antecedents, digital, special process floating 
gates will be described here. 
3.5 Floating Gate Devices 
A floating gate is an electrically isolated capacitance directly above the channel of 
a 'sense' transistor. The generic form of a floating gate memory cell is shown in 
figure 3.4. The stored floating gate charge modulates the threshold voltage of the 
sense transistor as seen from the control gate by dV '-- Q g /C g where Q19 is the 
charge stored on the floating gate. 
Programming is accomplished by electron injection onto the floating gate through 
the insulating oxide and several mechanisms are suitable for this, although it is also 
necessary to provide a suitable means for removing the electrons, so that the device 
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Figure 34: Generic floating gate memory cell: (a) Cross-section, (b) Memory action 
can be initialised or re-programmed 4 . 
Physical processes which can inject (and, in some cases, remove) electrons onto 
the floating gate will be discussed in the following order: 
. Ultraviolet Irradiation 
. Hot Electron Injection 
. Avalanche Injection 
Fowler-Nordheim Tunnelling 
3.5.1 Ultraviolet (UV) Illumination 
Ultraviolet light has a frequency of petaHertz (10 15  Hz) to exaHertz (1018  Hz) [186]; 
typical mercury UV lamps emit light at 1.182 x 1015  Hz. This means that bombard-
ment of electrons with UV photons adds sufficient energy that they can surmount the 
potential barrier imposed by the Si-S102 boundary. This effectively means that the 
normally insulating oxide becomes conductive although only slightly: it still has a res-
istance measurable in GQs, so programming is slow (seconds or minutes). Controlled 
programming of the floating gate then simply requires that circuit nodes are appropri-
ately biased so that the desired voltage is established on the floating gate as shown in 
4A "programmed" floating gate can be defined variously as one with a negative charge or one with 
a positive charge. No consistent rule as been adopted in the literature or amongst semiconductor man-
ufacturers. Therefore in this thesis, the terms WRITE and ERASE have been avoided where they might 
cause confusion (ie. where the direction of electron transport is relevant); the more direct terms, electron 
INJECTION (onto the floating gate) and electron REMOVAL (from the floating gate), have been used in 
their place (regardless of the physical mechanism used to achieve this). The term "programming" has 
been taken to have the more general meaning of INJECTION or REMOVAL. 
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Figure 3.5: UV programming of floating gate 
figure 3.5 . Normally shielding is required such that only the floating gate insulating 
oxide is exposed to UV rather than the oxide separating control and signal lines. 
Abusland and Lande [1] propose a scheme for UV programming of analogue voltage 
references. 
3.5.2 Fowler-Nordheim Tunnelling (FNT) 
Fowler and Nordheim described the emission of electrons in a high electric field as 
early as 1928 [61]. It is a quantum mechanical phenomenon described by Schrodinger's 
Wave Equation in terms of a variable 't/' which is known as the probability amplitude or 
the wave function of an electron. 10 1 ' represents the probability of finding an electron 
at a given location. 
Schrodinger's equation states that 
87m
+ 8 	(Etotai - Epotentiai) 'L) = 0 	 (3.3) 
IL 
where n-i is the mass of the electron, ii is Planck's constant and E refers to the energy 
of the electron. 
This yields a description of an electron within the potential well imposed by the 
boundary conditions of MOS capacitor structure. Here the vertical barrier height is 
typically taken to be around qB  3eV (defined as the bottom of the silicon conduction 
band to the bottom of the oxide conduction band). 
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Figure 3.6: Potential barrier due to silicon dioxide potential barrier neglecting band 
bending 
The solution of Schrodinger's Equation takes the form: 
= Aexp 




s/2m (Etota Epotentiai) x) 
where x is the distance into the potential barrier and Ti = h/27. 
Hence, solving for a typical potential barrier situation such as that shown in fig-
ure 3.6, and substituting in the boundary conditions results in the remarkable conclu-
sion that although the wave function decays exponentially through the barrier, it is still 
finite at the other end. Hence electrons have a small, but finite probability of appearing 
on the opposite side of a barrier of potential energy which is actually larger than their 
own total energy. 
In a MOS capacitor structure, such as a MOSFET cross-section, when a bias is 
applied to the gate, the shape of the potential barrier is distorted due to the induced 
electric field. This is illustrated in figure 3.7 which also shows the band bending at the 
interface with the p-type silicon substrate. 
Figure 3.7 illustrates how the tunnelling distance is narrowed with applied electric 
field: with no field then it is approximately the entire width of the oxide, but with a 
field applied, electrons have to tunnel a much shorter distance before they enter the 
conduction band of the Si0 2 and are swept along by the electric field. This effectively 
narrows the barrier, and since the tunnelling current is exponentially dependent upon 
barrier width, this can lead to a dramatic increase in tunnelling current. 
Holes can also tunnel but this behaviour is markedly less significant as they must 
overcome a larger potential barrier. 
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Figure 3.7: Energy band diagram of MOS structure with (a) a large negative bias on 
the heavily doped polysilicon gate, and (b) a large positive bias on the heavily doped 
polysilicon gate 
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In the case of the triangular potential barrier, Epo tentiai in Schrodinger's equation 
( 3.3) is no longer a constant across the width of the barrier; the equation itself is 
therefore no longer a linear differential equation. In 1928 Fowler and Nordheim [61] 
provided a mathematical solution and this emission current has since become identified 
as Fowler-Nordheim tunnelling (FNT). The particular form of the solution is beyond 
the scope of this introduction; it will be simply noted that the transmission coefficient, 
T, of electrons into the oxide barrier becomes: 
T = exp 	
qhF B) 	
(3.5) 
where F is the electric field and m 01 accounts for distortions of the electron wave due 
to atomic centres in the oxide. m 0 is usually taken to be about 1 m. 
An expression for the Fowler-Nordheim tunnelling current can then be developed 
by integrating T over the occupied states of the semiconductor conduction band. The 







C = 16ir2lm0q 	
(3.7) 
Thus the Fowler-Nordheim equation ( 3.6) shows a strong dependency on the elec-




where t is the thickness of the oxide in the MOS structure, and Vappijed is the potential 
across it. More generally, the Fowler-Nordheim relation can be expressed as 
(_ X2 
I = X1pp1ied exp
Vapplied) 	
(3.9) 
where Xi  and X2  are fitting parameters which accommodate the tunnelling relation and 
device characteristics such as oxide thickness and tunnelling area. In practice fitting 
these parameters normally takes place in a special large capacitor test structure which 
has a voltage applied across the plates with the resultant tunnelling current measured 
directly. 
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Figure 3.8: (a) Channel hot electrons, (b) Substrate hot electrons, (c) Avalanche hot 
electrons 
3.5.3 Hot Electron Injection 
Hot electrons are defined as electrons which have energy such that they are not in 
thermal equilibrium with the surrounding crystal lattice and are more than a few kT 
above the Fermi Level [186]. Such electrons may have sufficient energy to surmount 
the potential barrier associated with the Si0 2 -Si interface and thus enter the insulating 
oxide. (This is in contrast to tunnelling in which electrons do not have sufficient energy 
to surmount the barrier and instead tunnel through it). 
Channel hot electrons (CHE) (figure 3.8 (a)) are electrons flowing from source 
to drain which gain energy by acceleration in the high field region around the drain. 
Those approaching the Si-Si0 2 interface with sufficient energy surmount the barrier 
and enter the oxide. 
Substrate hot electrons (SHE) (figure 3.8(b)) and avalanche hot electrons (AHE) 
(figure 3.8(c)) are closely related phenomena: here electrons are accelerated in the 
high field in the surface depletion region (SHE) or drain depletion region (AHE), and 
again those reaching the interface barrier with sufficient energy may enter the oxide. 
Hot electrons only occur when the transistor is in, or near to, its 'snapback' re-
gime [139] (see also section D.5.2). 
Hot electrons which become trapped in the gate oxide can introduce a threshold 
shift which can age MOSFETs. This is particularly important in state-of-the-art sub-
micron processes where the electric fields around the drain can become very intense 
due to the short channel length. Techniques to counteract this include dropping voltages 
across cascode arrangements or using smaller voltages (eg. 3.3V logic). Rather than 
being trapped, however, most hot electrons either return to the channel or are swept 
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Figure 3.9: (a) Surface electric field distribution in relation to the pinch-off point of a 
transistor in saturation, (b) Sketch of typical CHE gate current characteristics showing 
a peak about V9 
onto the gate. 
SHE is enhanced in devices with heavily doped substrates where the hot-electron 
emission probability is very large [126], and is therefore likely to be more pronounced 
for transistors in the well. Mann [106] reports floating gate memories in MOSIS using 
AHE injection by means of a gated diode which is essentially a source-less transistor. 
The drain had to be pulsed at values close to the pn-j unction breakdown voltage. 
Maximum Gate Current 
'gate due to CHE peaks when the high lateral field in the substrate needed to 'heat' 
the electrons coincides with a suitable vertical field which modulates the barrier height 
and allows hot electrons to enter the oxide [139]. 
In fact this peak occurs when Vqate 	Vdraim. This is because (i) when Vgate < 
V jrajm , the field in the oxide reverses at some point in the channel, so that electrons 
emitted near the drain are attracted back towards it, and (ii) when Vgate >Vdrairt , the 
channel tends towards the linear region and the increased channel conductance will 
reduce the peak electric field in the substrate and so reduce the electron emission [142, 
184]. This is illustrated in figure 3.9. 
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3.5.4 Digital Floating Gate Memories 
The use of floating gate semiconductor memories for digital data storage applications 
is well established and dates from the early 1970s. These devices will be described here 
briefly so that analogies can be drawn with analogue floating gate memories later. Also 
such devices can replace the SRAM cells required by previously described analogue 
refreshed memories such as to achieve power-down non-volatility. 
EPROM 
The FAMOS (floating gate avalanche injection MOS) EPROM, (electrically programmable 
read only memory), was introduced by Intel in 1970 [63] based on the structure shown 
in figure 3.4 [90]. 
Writing of a selected cell involves hot electron injection onto the floating gate by 
application of high gate and drain voltages through the addressing scheme. This mod-
ifies the threshold of the cell such that unwritten cells pass current in read mode whilst 
written cells do not. The current in the sense transistor then defines a logic 0 or 1 (thus 
the actual level of stored charge is unimportant provided a distinction can be made 
between the two logic states). The chip is bulk reset by UV exposure with a special 
erase lamp for several minutes. (EPROMs may typically be re-programmed 102  to 
103 times [136] but are commonly used as one-time programmable (OTP) memories). 
EPROMs require a range of 12V to 25V supplies for programming and draw several 
tens of milliamps during injection [144]. 
Once a logic value is established on the floating gate it remains there for a long time 
decades. Thus power-down non-volatility is attained (see appendix E for discussion 
of floating gate non-volatility testing) 
EEPROM 
The obvious disadvantages of the EPROM are the requirement for a UV lamp for re-
setting the memory and the slow speed of this process. This led in the early 1980s 
to the development of electrically programmable non-volatile memories called EEP-
ROMs (electrically erasable programmable read only memories). Instead of CHE and 
UV, these used Fowler-Nordheim tunnelling for both electron injection and removal 
from the floating gate. 
The most popular EEPROM structure is the FLOTOX (floating gate tunnel oxide) 
cell illustrated in figure 3.10 [88, 184]. An alternative, FETMOS, (floating gate electron 
tunnelling MOS) is like FLOTOX but without gate oxide (tunnel oxide extends the 
length of the channel) [94]. In both cases a select transistor is added in series with 
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Figure 3.10: Cross sectional structure and operating modes of FLOTOX device 
the floating gate transistor. This provides cell isolation during readout and allows pro-
gramming of individual digital words. 
There are three distinct modes of operation in both devices as shown in the figure. 
Removal mode applies a high drain voltage pulse (''-' 5-20ms - much slower than CHE 
injection) to cause tunnelling of electrons off the floating gate due to the high electric 
field in the thin tunnelling oxide (the source is floating to prevent CHE injection); in 
injection mode a high voltage pulse is capacitively coupled onto the floating gate to 
cause tunnelling of electrons onto it; and in read-out mode a small voltage is applied 
to the drain (the lowest possible voltage is used to prevent read-disturbance due to low 
level electron removal). As for EPROM, sensing of current flow (eg. with a threshold 
of '--i —4V) or its absence (eg. with a threshold of +8V) then indicates a logic 1 
or 0 [153]. The high voltages required for programming may be supplied from off-
chip but in modern EEPROMs are generated on-chip from 3.3V or 5V supplies using 
charge-pumping circuits. Transistor doping profiles are designed such that the voltages 
can be easily handled on chip. 
The difference between the programmed thresholds (eg. 'S-' —4V to 	+8V) is 
known as the 'threshold window'. The actual width of this window depends on cell-to-
cell and process variations but provided the on/off nature of the programmed threshold 
is maintained this variation is not critical. However, some of the electrons travelling 
through the gate oxide during programming become trapped during each program-
ming cycle (see section D.2). These trapped electrons distort the electric field in the 
tunnelling oxide reducing its effectiveness in inducing tunnelling. Thus, in each cycle, 
a reduced number of electrons is transported for each fixed programming pulse and 
this manifests itself in a gradual decay of the difference between the programmed and 
erased thresholds (this is known as 'window closure'). Eventually this behaviour be-
comes so severe that the sense circuitry can no longer distinguish whether a cell is 
programmed or erased and the EEPROM fails. Because of the high electric fields it 
is common that TDDB (time dependent dielectric breakdown) occurs before complete 
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Figure 3.11: (a) Conduction bands in tunnelling oxide EEPROM structure, (b) Con-
duction bands in textured polysilicon EEPROM structure 
window closure'. Typically EEPROM failure occurs after about 10 5 to 10 7 cycles [30] 
depending on the manufacturer and part with specified retention times of about 10 
years. Shadow EEPROM (or Non-Volatile RAM) provides SRAM and EEPROM on a 
single package giving fast writing times in the presence of power but non-volatility for 
power-loss. 
Textured Poly EEPROM 
To avoid the oxide breakdown problems associated with thin tunnelling oxides, TPFG 
(textured polysilicon floating gate) EEPROMs were developed. Instead of a thin oxide, 
these used specially textured polysilicon surfaces which leads to sharp surface points 
known as asperities. Field lines are concentrated at these asperities resulting in a 
localised enhancement of the electric field (by a factor of about 3-5 [95]). 
This behaviour is illustrated by the conduction band behaviour in figure 3.11. Be-
cause of the enhanced electric field around surface asperities, the required tunnelling 
distance (and so tunnelling current) is the same in both cases for the same applied elec-
tric field despite the use of a thicker oxide (lower bulk oxide electric field). This design 
provides two reliability gains: 
I. The thicker oxide is less susceptible to microscopic defects. 
5 EEPROMs tend to have a higher reliability than EPROMs despite the use of higher electric fields. 
This is because these high fields accelerate defect related breakdown of oxides during pre-shipping 
screening; the same defects would remain latent in EPROMs [182]. 
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Figure 3.12: Reproduction of data from [112]: The increase in programming voltage 
required to maintain the original threshold window width for TPFG and FLOTOX 
EEPROMs 
2. The bulk of the oxide has to withstand a lower electric field reducing field accel-
crated breakdown. 
The distribution of initial threshold window widths of TPFG EEPROMs is typically 
three times that of FLOTOX EEPROMs because of the poor control over the number, 
size, distribution and shape of surface asperities [112]. Additionally, window closure 
is more severe than for FLOTOX for three reasons: 
The oxide is thicker, so there is more trap-up (in fact, trap-up is proportional to 
the square of the oxide thickness [112]). 
The effect of trapped charge close to the interface causes disruption of the as-
perity electric field enhancement to an extent greater than trapped charge would 
impact on a planar electric field. This is called trap acceleration. 
The lower electric field means that there is less field induced dc-trapping. 
Figure 3.12 shows an experiment in [112] in which the programming pulse mag-
nitude in each cycle is increased to maintain the same threshold window width (ie. 
by application of sufficient voltage to overcome the field degradation due to trapped 
charge). The figure clearly shows virtually no trap-up in FLOTOX cells below 1000 
cycles and in all cases much less than the trap-up in TPFG cells. As a consequence 
TPFG EEPROMs tend to fail primarily due to window closure, whereas tunnelling 
oxide EEPROMs fail primarily due to TDDB (retention faults). Thus it is argued by 
TPFG EEPROM manufacturers [182] that this is a better trade-off for high densities 
where a single defect may destroy a FLOTOX chip. 
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Figure 3.13: Major flash cell technologies [124] 
Flash EEPROM 
Flash EEPROMs (or simply Flash memories) were designed to fill the niche between 
the low bit cost and high data density of EPROM and the higher bit cost, lower data 
density but electrical -programmability convenience of EEPROM. 
Most flash memories (eg. Intel, AMD) use fast CHE (< lObts) for electron injection 
and FNT for electron removal; bi-directional FNT has also been pursued (eg. Atmel) 
since, although this leads to larger cells, devices can be programmed at lower voltages 
and currents and also demand less precise control (However both types are expected 
to converge, with the use of charge pumps, on supply voltages of less than 3V by 
1998/9 [321). To achieve the higher data density the select transistor has been removed 
and with it selective byte programming: flash memories must first be bulk (or flash) 
erased by page or sector. A typical flash cell is therefore about 2.5 times smaller 
than a typical EEPROM cell [136] (and even 1.5 times smaller than a DRAM cell). 
A charge-pump may be used to generate the programming voltages or these may be 
provided from off-chip. Endurance performance typically lags EEPROMs by about 
one order of magnitude. 
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Figure 3.14: 4-level (2 bit) MLC Program Thresholds [43] 
own advantages: Intel and AMD promote the NOR configuration but higher densities 
can be achieved with the NAND configuration. However NAND is less expandable 
and has a higher initial access time making it less suitable for multiple random access 
applications (although appropriate to sequential data, such as in disk-drive replace-
ments) [173]. 
MultiLevel Flash 
The mass market for non-volatile digital memory in emerging digital equipment such 
as cellular telephones, memory cards, updatable BIOS storage (and also personal di-
gital assistants, PDAs, which are expected to emerge from 1998 onwards [31]) is de-
manding a growth in digital non-volatile density which may not easily be achieved 
through process scaling alone. 
This has prompted recent interest in storing more than a single bit (0,1) on a single 
floating gate by use of multiple threshold voltages (MultiLevel Cells - MLCs) as il-
lustrated in figure 3.14. However, the difficulty in reliably fabricating consistent thin 
oxides has brought practical difficulties to this approach - while the large window 
between 0 and I thresholds in standard Flash memories is tolerant to a wide process 
variation, the window is sharply reduced by every extra bit to be stored. Programming 
thresholds reliably within tightly defined representative regions then becomes a serious 
practical difficulty. 
Ohkawa et al [129] propose a 4-level FN-NOR-MLC design (ie. NOR config-
uration but with drain-gate tunnelling rather than CHE injection). They use a Drain 
Voltage Controlled MultiLevel Programming (DCMP) scheme based on the character -
istics shown in figure 3.15. In this scheme 0,4,5 or 6V is applied to the drain (bit-line) 
for 1 ms leading to a different shift in the threshold from the initial bulk-erased state. 
As the flow chart shows, the resultant programmed data is verified against latched 
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Figure 3.15: Programming characteristics and flow chart of DCMP Scheme 
variations. 
Read-out proceeds by applying voltage R2 (figure 3.14) to the word line to de-
termine the MSB, and subsequently applying Ri or R3 to determine the LSB. This 
technique is known as wordline sweeping read (WSR). 
Jung et a! [89] propose a NAND-MLC scheme using incremental voltage pulse 
trains for programming with interpulse evaluation of the stored data and WSR read-
out. 
Intel launched commercial MultiLevel Flash products (StrataFlashTM  32Mbit and 
64Mbit densities) in September 1997 [44] . These devices use the 4-level (CHE)
NOR-MLC configuration. CHE programming proceeds using a train of fixed mag- 
nitude drain voltage pulses until the correct threshold is established within the specified 
ranges. 
Intel's read-out approach is to directly compare the sense current of the cell with 
those of transistors with thresholds R1,R2 and R3 (figure 3.14) and using decoding 
logic to determine the data stored (see figure 3.16). This read-out approach is much 
more area intensive than WSR since analogue sense circuitry must be distributed by 
page buffer, but it allows evaluation of stored data in a single clock cycle. Some com-
promises - a reduced specified endurance and a 5V rather than 3.3V power supply - 
were required to ensure correct performance. ISD and SanDisk also produce similar 
components [134]. 
Montanan et al [115] propose another read-out scheme using analogue Euclidean 
distance calculator circuits to determine the distance between the Flash sense tran-
sistor current and currents produced by cells with thresholds at the exact centres of 
the desired level distributions. A winner-takes-all (WTA) circuit then determines the 
measured data as the nearest level to the measured current. 
Most analysts believe that flash memories will eliminate the EPROM market by 
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Figure 3.16: Intel StrataFlashTM  read scheme [43] 
EPROM Flash EEPROM 
Typical 	Storage Fixed 	programs In-system modifi- Frequently 	up- 
Use (eg. embedded able programs dated 	programs 
systems, BIOS)  and data 
Typical Number OTP up to a million up to 10 million 
of Writes times times 
Available Densit- 256kbit - 8Mbit 256kbit - 16Mbit lkbit 	- 	 64kbit 
ies (serial) 	65kbit 	- 
4Mbit (parallel) 
Table 3.2: Comparison of EPROM, Flash and EEPROM adapted from table in [31] 
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the millennium [31] and many manufacturers have already halted or reduced EPROM 
development and production. While EPROM currently still has a cost advantage, this 
is largely annulled by the ceramic packaging required for UV-erase and so the bulk of 
EPROMs are now sold as OTP memories with no erase window. In fact UV will not be 
able to penetrate all the cells to assure total erasure if EPROMs were to become much 
denser and so the technology is also reaching a natural limit. 
3.5.5 Analogue Floating Gate Memories 
The digital floating gate memories described so far all have the potential for analogue 
operation. Multilevel flash memories, especially those with analogue sense circuitry 
blur the distinction between digital and analogue devices; here but for the final quant-
ization stage, multilevel flash can be accurately described as an analogue floating gate 
memory. 
The last decade has seem some interest in the explicit storage of analogue values 
on EEPROM-type devices which may be exploited in several forms: 
Floating gate voltage, Ofg = Q19/C19 . 
• Floating gate threshold voltage, as viewed from the control gate. 
• Current in floating gate sense transistor. 
Non-Linear Programming 
A significant problem with analogue programming is non-linearity. Put simply, float-
ing gate programming is self-limiting: each injected electron increases the electric field 
opposing the injection of further electrons by FNT. Using a train of fixed magnitude 
and duration programming pulses, the packet of charge injected (or removed), LQ fg , 
is progressively smaller than for the preceding pulse. The injection of charge reduces 
the tunnelling potential in the tunnelling oxide, which, as equation 3.9 describes, res-
ults in a strong reduction in the tunnelling current. This means that Of will change 
logarithmically with the number of identical applied pulses. 
Fujita et al [65, 66] propose that the tunnelling oxide and floating gate storage ca-
pacitor be separated by a large resistor (figure 3.17) through which injected charge dif-
fuses slowly. Provided the resistance is sufficiently large, the change in stored charge 
in the total device (ie. C + Cg ) is very small while C2 charges sufficiently to halt 
tunnelling. An analysis of AVg shows it to have a very small (C1/C9 ) dependency 
on V, compared to a direct dependency in a conventional EEPROM; this increases 
programming linearity so that roughly equal packets of charge are injected by each 
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Figure 3.17: High resistance floating gate structure: bipolar FNT occurs in the indic-
ated tunnelling capacitor 
Application Example I Programming Technique 
ANN weight storage  see later for description 
Fuzzy logic member- [108] Not stated 
ship function  
Analogue 	amplifier [21] Fixed {Vpp, tpp} pulse train with inter- 
trimming  pulse evaluation by latching comparator 
Analogue 	storage 	of [179] Coarse linear mapping 
speech signals  
Removal of fixed pat- [50] Continuous tunnel voltage application, at- 
tern noise in CMOS im- tenuated in continuous-time by flipping of 
ager  comparator 
Table 3.3: Applications of analogue floating gate memories and analogue floating gate 
programming techniques. 
consecutive pulse  (A variation on this idea involving the replacement of the resistor 
with a switched thin-film transistor (TFF) has also been proposed to speed program- 
ming [122]) . Shima and Rinnert [151] propose an alternative linearising method in 
which a sample-and-hold circuit measures the value of Jj between pulses and com- 
pensates the Vpp magnitude accordingly to account for the change in tunnelling po-
tential. 
However, despite improved linearity, Sin et al [152] argue that even for a special 
fabrication process, the effects of intercell mis-match, non-idealities and the effects of 
trap-up make a direct mapping infeasible for reasonable levels of precision, preferring 
instead a feedback-based method using a train of fixed I Vpp , tpp} pulses with inter-
pulse evaluation. An 8-bit equivalent precision in less than 20is was claimed. 
6And also allows simultaneous valid readout of the stored analogue value during the application of 
programming pulses. 









Figure 3.18: ETANN synapse implementation 
The applications of analogue floating gates fall into a number of categories  given 
in table 3.3. Further discussion of on-chip floating gate programming schemes is given 
in section 7.2. 
Commercial Analogue Floating Gate Products 
Analogue floating gate memories have seen far less commercial exploitation than their 
digital equivalents; it has however found a niche for storing short duration audio re-
cordings without degradation by quantization. A significant contributor to this mar-
ket is Information Storage Devices, Inc. of San Jose, California [84, 163], whose 
ChipCorderTM has been incorporated into such products as talking keyrings, cameras, 
photographs, telephones, alarms, warning signs and even a talking flower arrangement. 
Analogue Floating Gate ANNs 
Of particular interest here is the use of floating gates for weight storage in analogue 
VLSI ANNs of which there have been a number of examples in recent years. 
Perhaps the best known is probably the ETANN 8 chip [77, 42] which was for a 
7  A additional category are analogue arithmetic elements using multiple input floating gates (MI-
FGs) [140, 147] - however these exploit capacitive summation operation of floating gate, rather than 
their non-volatile properties (and as such, isolation by a pass transistor is sufficient). Therefore these 
applications are not included in the list. 
8Electrically Trainable Analog Neural Network. 
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while marketed by Intel Corporation 9 but is no longer produced. 
The ETANN chip contains 10240 synapses based on 4-quadrant Gilbert multipliers 
suitable for MLP or Hopfield ANN implementation. The floating gate devices establish 
the tail current as shown in figure 3.18. 
ETANN was bundled with a training software suite called the Neural Network 
Training System (iNNTS). Network weights were established by simulation of the 
chip using this software and then serially downloaded to the chip. Analogue program-
ming of the weights used an iterative algorithm which modified the bipolar magnitude 
of a fixed-width FNT programming pulse until the correct weight was measured iN-
NTS then provided chip-in-the-loop (CTh) trimming by using the actual chip for the 
feedforward path of the simulation; this was to allow some of the hardware imper-
fections to be 'trained out' to optimise performance. Bake retention (see appendix E) 
tests suggested a weight precision of 4-bit could be achieved for 10 years [42]. Data 
D/A and AID conversion bottle-necks and a rather inflexible architecture resulted in 
ETANN failing to become the generic ANN accelerator for desk PCs for which it was 
originally intended. 
ETANN, and some more recent floating gate ANN designs are summarised in the 
following table: 
Analogue-Value Floating Gate ANNs 
Authors Holler, Tam, Castro, Benson, (Intel) [77, 42] (1989,199 1) 
Process Intel CHMOS III EEPROM 
Neural Opera- Perceptron (Optional feedback connectivity), allows MLP, Hopfield Net con- 
tion figurations 
Description 2 floating gates form differential weight input to 4-quadrant Gilbert multiplier 
Programming Bipolar FNT 
Mechanism 
Programming Download: Software controlled iterative programming algorithm to establish 
Scheme I weights 
Authors Lee, Sheu and Yang [99] (199 1) 
Process 'Standard' CMOS reported (but 26V handling transistors used are highly rated 
for a standard process) 
Neural Opera- Perceptron allows MLP and Hopfield Net configurations 
tion 
Description Differential transconductor amplifier synapse with floating gate at one side of 
the differential pair; input in the form of a tail current 
Programming UV-erase or Bipolar FNT (method of Vjp application not stated) 
Mechanism 
Programming Not stated 
Scheme 
9PartNo.: 80170NX 
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Analogue-Value Floating Gate ANNs 




Loosely linear 1-quadrant multiplier 
Description High tunnelling capacitance between gate and drain make Ida  current of sense 






Download: Iteration using fixed magnitude pulses with inter-pulse evaluation 
of drain current 




'Neuron-MOS' with hardware backpropagation (HBP) on-chip learning 
(learns XOR) 
Description Programming linearisation by use of local latched source-follower arrangement 











MLP with on-chip learning (learns XOR) 
Description Floating gates form differential pair gate voltages in analogue multipliers 
Programming 
Mechanism 
UV activated conductances 
Programming 
Scheme 
Backpropagation with weight changes determined by the time a training pattern 
is presented and the UV light intensity 





Description see section 5.3 for operation of Euclidean distance calculator in hidden layer; 
modified Gilbert multiplier in output layer - floating gates set the differential 
pair voltage inputs rather than the tail currents as in ETANN 
Programming 
Mechanism 
Refresh through switch; non-volatile operation demonstrated separately: UV 
preset and unipolar FNT program 
Programming 
Scheme 
Download: Direct weight programming with switch; use of current comparator 
with feedback proposed for non-volatile operation 
rAuthors Morie, Fujita, Uchimura [117] (1997) 
Process SRAIvIIEEPROM (Shadow) (thin-oxide and high ohmic poly) 
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Analogue-Value Floating Gate ANNs 
Neural Opera- MLP, Boltzmann Machine and Hopfield Net with on-chip learning (learns 
tion XOR) 
Description Neural circuits not described 
Programming Bipolar FNT 
Mechanism 
Programming Use of resistor floating gates [65, 66] to linearize programming for on-chip 
Scheme I backpropagation 
It is worth highlighting that multilevel digital floating gates impose more stringent 
demands on the memories since slight level errors generally lead to graceful decay in 
the performance of the analogue circuits but would lead to completely incorrect digital 
byte readout and therefore unacceptable storage performance. For this reason most 
MLC Flash designs use only 22  discrete levels. Up to 2 4  levels may be introduced 
but only with the incorporation of error correcting circuitry [124]. This should be 
compared with the quoted 28  levels of recent ISD analogue chips [163]. 
3.6 Summary 
In this chapter the various properties of non-volatile analogue technologies have been 
described and methods classified into power-up and power-down. Power-up methods 
are widely applicable since they involve circuit designs but demand a continuous ap-
plication of power to retain their analogue parameter. Power-down methods generally 
involve modified or special fabrication processes but afford non-volatility which is im-
mune to the removal of power. The latter class is superior for the sensor applications 
pursued. One particular device - the floating gate - shows promise for SLy-CMOS 
adaption and its programming mechanisms and various guises have been described in 
some detail. 
In addition to the non-linearities, mis-match and trap-up effects which plague ana-
logue floating gate memories and so complicate the programming process, further 
complications arise if an attempt is made to implement these devices in SLy-CMOS 
due to the lack of native thin oxides, and high voltage transistors. These specific prob-
lems - and proposed work-arounds - are the subject of the next chapter. 
Chapter 4 
Standard CMOS Floating Gates 
4.1 Introduction 
Floating gate memories have been introduced in the preceding review of non-volatile 
VLSI technologies. This chapter describes some of the problems involved with map-
ping floating gates from special EEPROM fabrication processes into the SLy-CMOS 
which is available for this work, and discusses the related literature which formed the 
basis of the research detailed in the rest of the thesis. 
4.2 Floating Gate Requirements 
Two specific requirements for developing floating gate memories for RBF circuits for 
use in integrated sensor applications make them distinct from conventional EEPROM 
memories: 
• Analogue storage must be possible for compact compatibility with the analogue 
/ pulse-stream RBF implementation pertinent to the sensor application. 
• All circuits and memory elements must be fabricated on the same wafer in the 
same readily-available SLV-CMOS manufacturing run without recourse to post-
processing steps. Manufacturing must be totally transparent between tape-out 
and delivery. 
4.3 Limitations of SLy-CMOS 
As noted in section 3.5.2, tunnelling is strongly dependent on the electric field in the 
oxide. Electric field may be enhanced globally in a special ultra-thin tunnelling oxide, 
or locally enhanced on a specially textured emission surface. Such oxides may be 
difficult to fabricate reliably and so result in a more costly non-volatile processes. They 
are therefore absent from SLV-CMOS where the thinnest oxide (the gate oxide, GOX) 
may typically be about four times thicker than a tunnelling oxide. 
C) 
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Even with the use of tunnelling oxides and textured emission surfaces, the field 
emission threshold, Vie,  the point at which tunnelling current becomes significant (ana-
logous to the forward threshold of a junction diode due to the exponential characteristic 
of the tunnelling equation) may often be higher than conventional supply voltages (eg. 
+5V,+3.3V). Certain breakdown characteristics are associated with such high voltages 
(see appendix D). Much of these can be controlled by appropriate choice of dop-
ing densities and profiles, and thus care is taken to design a fabrication process in 
which tunnelling control voltages can easily be switched by transistors. Again, no 
such safeguards exist for SLy-CMOS (in which the high voltage problem is of course 
exacerbated by the absence of tunnelling oxides/surfaces). 
4.4 Review of Preceding Research in Standard Low- 
Voltage CMOS Floating Gate Memory Cells 
Several research efforts have been aimed at the integration of floating gate memory 
elements in SLy-CMOS, either for use in trimming of analogue circuits or for analogue 
VLSI ANN synaptic weight storage. This work will be described here, to provide the 
basis for the first test chip designed in this project, and also to provide a context of the 
available knowledge on the subject when the work was instigated late in 1994. 
4.4.1 Features Under Control: VLSI Layout 
In using an 'off-the-shelf' SLy-CMOS, only lithographic features are actually under 
the control of the VLSI designer - these are determined entirely by the drawn mask 
layout. However, preceding research into the physics of semiconductor devices sug-
gested that it was possible to influence the characteristics of electric field (and thus 
tunnelling) by purely lithographic means. The following is a review of the work based 
on this idea. Note that a prime objective of much of this work was to lower the field 
emission threshold, in an attempt to control programming with voltages low enough 
that they did not damage the memory or other circuits on the chip. 
4.4.2 Corner Effects 
In 1989, Carley [21] pursued the idea of localised electric field enhancement using 
purely lithographic features. The electric field in structures is enhanced at corners and 
(a) (b) 
0 	-2 	-4 	-6 	-8 	-10 -12 
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sharp edges, using the device shown in figure 4.1(a)', the principle being that it is the 
electric field at the interface rather than in the oxide as a whole which determines the 
potential barrier width, and hence the tunnelling current (figure 4.1(b)) 2 . 
• tunneling distance 
prior to local 
enhancement 













(c) 	 (d) 
Figure 4.1: (a) Top and cross-sectional sketches of current injector, (b) Principle of 
potential barrier narrowing with localised electric field enhancement, (c) Floating gate 
system with current injector, and (d) Current injection characteristics of Carley's device 
The high programming voltages, Vpp, are coupled in through capacitor, C, since 
the floating gate must remain electrically isolated (figure 4.1(c)). The injected current 
'Carley describes his design as a current injector. However such structures are also commonly 
referred to as tunnelling injectors because the current is a tunnelling one. However, no one term has 
become standard in the literature. In this thesis an alternative term, tunnelling capacitor is proposed, as 
this highlights not only the tunnelling current aspect of the device but also the parasitic capacitance due 
to the presence of two overlapping plates. 
2Strictly speaking, Fowler-Nordheim tunnelling refers exclusively to the triangular potential barrier 
as considered by Fowler and Nordheim in their 1928 paper. However it is common practice to refer to 
this phenomenon as Fowler-Nordheim tunnelling regardless of the specific shape of the potential barrier 
which may be prone to many forms of electric field distortion; this convention will be followed here. It 
should be noted, however, that the Fowler-Nordheim current equation holds exactly only if the potential 
barrier is triangular. 
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therefore sets up a voltage on the gate of the sense transistor. Current characteristics of 
the device are shown in figure 4.1(d). Carley reported that the p-well potential had no 
effect on the tunnelling current. This suggested that tunnelling was entirely between 
the active area and the polysilicon. 
4.4.3 Edge Effects 
Fringing effects result in an increase of dielectric flux which means that the actual field 
strength across the oxide is enhanced at the edges [170]. Enhancement is particularly 
strong if an abrupt sharp edge exists at the edge of capacitor plate. 
Relativet 
electric field I 	 2.68cm 
metal-oxide interface 	 perimeter 
Gate tgate 	
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------------------- 	 perimeter  1 
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(c) 
Figure 4.2: (a) Geometrical description of MOS gate edge, (b) Electric field at two 
interfaces as a function of the distance from the edge of the gate electrode, (c) Sketch of 
Hook and Ma's measurement of tunnelling current in 2.2 3cm2 GOX capacitors with 
various perimeters (aluminium gate, Tgate = 6nm, tGOX = lOOnm). Note the absence of 
perimeter effects for tunnelling from the substrate (positive gate voltages) due to the 
absence of an edge. 
In Hook and Ma's theoretical analysis [81], a large field enhancement around the 
gate edge is apparent (see figure 4.2(b) and (c)). Due to the the exponential dependence 
of current density on the cathode field, this suggests that a large gate injection current 
would flow through this small area (some experimental results from their work are 
sketched in figure 4.2(c)). 
Hook and Ma also reported that the enhanced perimeter current is more pronounced 
at low fields (such as those to be found within a floating-gate device). This was con-
sistent with previous work [8] which reported significant deviations from the Fowler-
Nordheim equation at low fields when edge effects were not included. Hook and Ma's 
model emphasises the field enhancement effect of the microscopic radius of curvature 
at the bottom of the gate (rga te  in figure 4.2(a)). 
In modem MOS structures, the gate is polysilicon, not aluminium. The high tem-
peratures involved in fabrication tend to result in a much larger microscopic radius of 
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curvature than for metal. Muto et at [121] have looked at such structures in the context 
of floating gate flash memory cells (t 0 lOnm, rgate 20nm). Although still present, 
such relatively large radii tend to reduce the electric field enhancement effect of edges. 
Of course, Tgate is not a parameter under the control of the VLSI designer. 
4.4.4 Thinning 
Thomsen and Brooke [161] took an alternative approach which used the interpoly ox-
ide in a double polysilicon process, rather than the gate oxide, and attempted to make 
the oxide thinner along its edges. It is important to make the distinction between the 
two types of edge effects: fringing and thinning. Fringing might also be expected to 
occur along thinned edges. 
A sharp, abrupt edge is generally produced by the etch of the poly 1 and poly2 
layers. Thus it is difficult to reliably cover this edge with thin interpoly oxide (grown 
by thermal oxidation of poly 1 immediately prior to poly2 deposition) because this 
may result in a break in the oxide and/or a shorting of the poly  and poly2. Thus the 
crossing of a poly 1 boundary with poly2 is often not permitted [68]. 
Thomsen and Brooke laid out a poly-poly capacitor with the top plate (poly2) over-
lapping the bottom plate (poly 1) (figure 4.3(a)). Their hope was that, at the boundaries, 
the poly2 and poly 1 would not actually short but that significant thinning at the edges 
would occur. This effect could be observed using a Scanning Electron Microscope 
(SEM) (sketched in figure 4.3(b)). In addition to thinning, sharp edges were observed 
on the poly 1, leading also to localised field enhancement. For convenience, this will 
be referred to as an overlapped poly-poly tunnelling capacitor, as opposed to an under-
lapped poly-poly tunnelling capacitor, in which the design rules are obeyed (and thus 
a normal interpoly capacitor is formed and no thinning is expected). 
Figure 4.3(c) shows how the system was set up, and figure 4.3(d) shows how the 
threshold voltage of the sense MOSFET (as viewed from the control gate) varied with 
time during programming (the traces are labelled with the voltage applied between the 
VCTRL and VTUNN  terminals). 
Although this design breaks the design rules for most fabrication processes, Thom-
sen and Brooke reported only 1 failed device out of 100 in their experiments. 
4.4.5 Survey of SLy-CMOS Research 
Table 4.1 is a summary of papers published prior to January 1995 about the beha-
viour of SLy-CMOS floating gate devices. As the first test chip (described in the next 
chapter) was submitted to fabrication at this time, the work published in these papers 
forms the basis of its design. FNT is particularly important as it is used in all floating 
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Figure 4.3: (a) Top and cross-sectional sketches of tunnelling injector, (b) Sketch of 
SEM cross-section showing oxide thinning at edges of poly 1, (c) Floating gate system 
with tunnelling injector, and (d) Threshold shift within the floating gate system 
Standard CMOS Floating Gates 
	
57 
Authors Process Description Programming Structure Suggested 	Tun- 
Method nelling Enhance- 
ment Mechanism 
Carley 	[21] 2pm p-well CMOS FNT polyl-diffn corner effect 
(1989) GOX=40nm  
Mann 	[106] MOSIS 2pm n-well CHE in- sense transistor 
(1990) double-poly CMOS ject channel 
GOX=40nm  sense transistor 
PDX=60-70nm CHE/AHE channel 	(de- 
inject pending on 
length) 
AHE in- source-less 
ject transistor 
(gated diode) 
(a)-(c) 	FNT polyl-poly2 
remove (underlapped)  
Thomsen 	& MOSIS 2pm p-well FNT polyi-poly2 perimeter 	oxide 
Brooke 	[161] double poly CMOS (overlapped) thinning / sharp 
(1991) PDX=75nm surface 	tips 	at 
edges 
Durfee & Shou- MOSIS-ORBIT 21Lm FNT polyl-diffn no 	corner/edge 
cair [57] (1992) p-well double poly effect 
CMOS GOX=40nm 
PDX=84nm 
polyi-poly2 surface asperities 
(underlapped) / oxide contamin- 
ants 
Durfee & Shou- MOSIS 	2pm 	p- FNT polyl-poly2 
cair [58] (1992) well 	double 	poly (underlapped) 
CMOS GOX=40nm 
PDX=69nm  
polyi-poly2 perimeter 	oxide 
(overlapped) thinning / corner 
effect 
Montalvo 	& ORBIT 21Lm double CHE inject sense transistor 
Paulos [114] poly n-well CMOS channel 
(1993)  
FNT remove poly i-poly2 
(overlapped)  
Gao 	& 	Snel- 1.2pm 	n-well FN1' polyl-diffn comer effect 
grove [67] CMOS 	(CMOS4S) 
(1994) GOX=24nm PDX= 
40nm  
Chai & John- 21Lm n-well double FNT polyl-poly2 corner effect (thin 
son [26] (1994) poly 	CMOS (overlapped) tips) 
PDX=75nm  
Table 4.1: Summary of SLy-CMOS research papers published before January 1995 
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gates listed (either bi-directionally or only for electron removal). Authors consist-
ently reported tunnelling potentials much lower than those predicted by the Fowler-
Nordheim equation, and their suggestions as to why this should be (where applicable) 
are listed in the final column; there was clearly no common consensus. Additionally, 
even where different groups agreed on corner enhancement, they would disagree as to 
its extent. 
In 1992, in two related papers, Durfee and Shoucair [57, 58] attempted to ad-
dress the same issues; in the first paper they reported significantly lower programming 
voltages for poly-poly underlapped tunnelling capacitors and negligible corner effects. 
In the second paper they reported lower programming voltages for overlapped tunnel-
ling capacitors compared to underlapped tunnelling capacitors, with even lower for 









pm2 pm  C1 /C2 
A poly-diffn 64 128 32 4/1 
B poly-diffn 64 64 8 4/1 
C poly-poly 180 196 28 4/3 
D poly-poly 182 58 4 2/1 
Structure Overlapping Inject Perimeter No. of Capacitance 
Polysilicon Area Corners Ratio 
pm2 pm 
poly2 150 42 4 4.5/1 
2 poly2 208 130 28 3.7/1 
3 polyl 144 40 4 5.2/1 
Table 4.2: Key Parameters for Durfee and Shoucair's Floating Gate Structures (upper 
table [57], lower table [58]) 
The pertinent parameters of their test devices are listed in table 4.2. It would ap-
pear that the injection area, the perimeter, the numbers of corners, the capacitance 
ratios between C and the tunnelling capacitor and the tunnelling capacitor type var-
ies simultaneously between the test structures in the study thus making it difficult to 
identify the contributions of the various factors; the conclusions of these papers were 
hence treated with caution. Hence, a need was identified in similar experiments to 
establish good controls. 
Montalvo and Paulos [114] adapted Thomsen and Brooke's idea by replacing the 
tunnelling injection phase by a CHE injection phase and found this to require lower 
voltages and shorter programming periods for their given process. For their pro-
cess, they measured a five magnitude speed increase in programming over Thomsen & 
Brooke's tunnelling-programmed structure for a 16V gate voltage. 
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Gao and Sneigrove [67] reported tunnelling enhancement due to corners in poly-
diffusion tunnelling capacitors but that it is not proportional to the number of corners. 
It is worth stating, however, that their gate oxide was only 250 A wide, whereas Durfee 
and Shoucair's was 400 A. 
The device geometries were not published and it was difficult to see from the lay-
out diagrams if other factors (area, perimeter, capacitance ratios) had been suitably 
controlled. Interpoly tunnelling capacitors had not been investigated. 
Authors Process Description Programming Structure Suggested 	Tun- 
Method nelling Enhance- 
ment Mechanism 
Brown, Collins Orbit 	2pm 	double FNT poly i-poiy2 surface asperities 
& Marshall [15] poly CMOS (overlapped) 
(1995)  
Diorio, 	Ma- 2pm 	Orbit 	n- CHE inject NMOS 	tran- 
hajan, 	Hasler, well BiCMOS sistor with 
Minch & GOX=34.2nm Bi-CMOS layer 
Mead 	[54] implant 	to 
(1995)  channel  
FNT remove polyl-diffn. tunnelling 	at 
edgest 
Lande, 	Ran- 2pm 	single 	poly FNT sense 	tran- edge 	effect, 	no 
jbar, Ismail CMOS sistor gate with corner effect 
& 	Berg 	[96] stacked contact 
(1996)  
Diorio, 	Hasler, 21Lm 	Orbit 	n- CHE inject NMOS 	tran- 
Minch & well BiCMOS sistor with 
Mead 	[55] GOX=35nm Bi-CMOS layer 




FNT remove polyl-diffn tunnelling 	at 
edgest 
Table 4.3: Summary of SLy-CMOS papers published after January 1995. tDiorio et al 
report that tunnelling occurs along the length of gate-to-n + edge since the self-aligned 
n region beneath the floating gate is depleted, lowering the effective oxide potential. 
This is a description of the locus of tunnelling in the structure as opposed to a suggested 
mechanism for enhancement. 
Chai and Johnson [26] attempted to make even sharper corners by defining them as 
less than the width of their process minimum feature size. This, they found, reduced the 
required Vpp by a couple of volts. However it is unclear if this technique is transferable 
- these features may simply disappear from other process masks. 
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Work published from 1995 onwards is summarised in table 433  Some of this work 
will be discussed later when the experimental results of the test chip are put into con-
text. 
4.5 Discussion 
A number of VLSI research groups have taken an interest in SLy-CMOS and have 
generated almost as many hypotheses about the nature of the floating gate program-
ming behaviour. Tunnelling, hot electron injection and UV-irradiation have been used 
for programming and both gate and interpoly oxides have been used as isolating medi-
ums. Corners, fringing, thinning, surface asperities and oxide contaminants have been 
used to explain observed behaviours but the conclusions have been contentious. Of 
significant note has been the emphasis on programming characteristics. Some authors 
have attempted bake retention tests but most have taken long analogue storage times in 
SLy-CMOS devices for granted. There is clearly scope for investigation at this basic 
device level regarding these properties before considering going forward to build full 
floating gate parameterised circuits. 
3 Notice that follow-up papers by the same groups of authors about applications, programming 
schemes or modifications to their floating gate designs are not included in this summary as it is the initial 
behavioural findings which are of interest here. Some related papers are discussed in the chapter 7. 
Chapter 5 
TARDIS: A Floating Gate Test Chip 
5.1 Introduction 
As the first step towards building a non-volatile neural network it was decided to build 
a floating gate test chip, TARDIS', which would comprise very simple analogue-
mode floating gates. No neural circuitry would be included on this first chip so to 
allow quick and simple design and test. 
5.1.1 Design Motivations 
The motivations for the design of the test chip were severalfold: 
• Evaluate the appropriateness of the available fabrication technology (Mietec 
2.4km N-well double-polysilicon) for the implementation of floating gates. Pre-
vious reported work has only been in MOSIS compatible technologies. 
• Gain practical design, test and programming experience in a simple context prior 
to applying floating gates to more complicated integrated neural systems where 
individual factors may be difficult to isolate. 
• Parameterise the floating gate and programming behaviour for use in developing 
models for the design of subsequent systems. 
• Investigate issues of contention in the literature identified in tables 4.1 and 4.3: 
the best oxide to use for tunnelling, individual geometric factors (ie. the influ-
ence of corners and perimeter effects and edge thinning), and contribute to the 
body of knowledge regarding the behaviour of these devices by developing test 
structures with proper controls. 
A further aim was to isolate the most efficient mechanism for progranmiing of 
those discussed in section 3.5. 
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5.1.2 Design Constraints 
As TARDIS would rely on undocumented features of the fabrication process it was 
not possible to know at design time the likelihood of success. It was therefore undesir-
able to dedicate a large amount of the silicon budget to this investigation. Addition-
ally since nothing was assumed about the device operation (particularly programming 
voltages) it was necessary to avoid an addressing scheme and to have each test ele-
ment directly pinned out in isolation from one another (special pads were designed for 
this purpose which did not contain any other circuits which may interfere with device 
operation at high voltages 2). 
Poly-2 
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Figure 5.1: Pertinent electrical parameters of the Mietec 2.4/Lm process [46]. In 
Alcatel-Mietec 2.4/-Lm CMOS layout is drawn to 3,im rules and then scaled by 0.8 
during mask making. (For example a minimum length transistor channel is drawn as 
3.0,am but is scaled to 2.4km). The convention in this thesis is to describe lengths and 
widths of devices in their drawn (ie.31im) dimensions but to use the post-scaled values 
for capacitances. 
Thus the number of test structures had to be kept small. For this reason they were 
designed to accommodate three types of experiment: 
Interpoly Tunnelling - tunnelling capacitor structures were required. Since the 
body of research preceding this work (table 4.1) strongly favoured interpoly tun-
nelling capacitors to allow the lowest tunnelling voltages, the TARDIS test 
structures were strongly weighted in preference of investigating the edge/corners 
properties of these types of structure. 
Gate Oxide Tunnelling - instead of a separate tunnelling capacitor, experiments 
with gate oxide used the oxide of the sense transistor. Since interpoly tunnelling 
was the principal subject of investigation, multiple gate oxide structures were 
not desired. 
2Voltage handling capabilities of the Mietec fabrication process are shown in figure 5.1. 
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Figure 5.2: Generic structure (plan, cross section and schematic) of floating gate cell 
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Hot Electron Injection - to facilitate the high drain-source electric field required 
by CITE, the sense transistor was made to be minimum length (2.4gm). The 
sense transistor as part of a system is unlikely to be of minimum length. 
To further minimise the size and scope of TARDIS two programming mechan-
isms were entirely discounted at design time: 
Ultra-Violet: The principal disadvantage with UV is the need for a special lamp; 
clearly this limits integration and a wholly electrical system was desired. Ad-
ditionally programming can be slow and addressing can be problematic since a 
conducting path will be formed across every exposed oxide insulation not just 
the floating gate, therefore requiring the use of shielding. 
Avalanche Injection: Previous work [139] has shown CFIE to be the dominant 
hot electron process at low temperatures, and therefore the best candidate for hot 
electron based programming. 
The chosen generic structure of a floating gate is therefore that shown in figure 5.2. 
The tunnelling potential (across the tunnelling capacitor), Vtunnei, is defined as: 
Vtunnei = Vpp 1 - V19 	 (5.1) 
The definition of the field-emission tunnelling threshold, V1,, is an ambiguous one 
since the tunnelling currents are an extremely non-linear function of the applied tun-
nelling voltages and the current can vary over several orders of magnitude. Therefore 
defining the tunnelling threshold the onset of 'significant tunnelling current' is unsatis-
factory. For this project we define Vf e as the initial value of V nnei required to cause a 
shift in V19 above a precision boundary, -y, during a period of lOOms. The initial value 
Of Vt unnei is specified since Vt unnej will decay during the lOOms period as electrons 
are injected/removed. The precision boundary constraint, 'y, is used simply to ensure 
that the movement in Vf9 observed is due to re-programming, not noise. This limit is 
therefore set (provided it is above the precision boundary it is fairly arbitrary) in the 
context of the relevant experiment. 
5.1.3 Layout of Tunnelling Capacitors 
The various layout designs for the tunnelling capacitors implemented on TARDIS are 
shown in figure 5.1.3. The control terminal was coupled in through a capacitor identi-
fied as Ccontroi  and the capacitance of the tunnelling capacitor was identified as Ctunnei. 
The geometric properties of the test structures are shown in table 5.1. The figures in 
this table, and henceforth, shall refer to the the post-shrink geometries. The capacitance 
ratio is of Ccontroi:Ctunnej  layout ratio. 
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Figure 5.3: Layout of tunnelling capacitor structures. In Alcatel-Mietec 2.4pm CMOS, 
layout is drawn to 3itm  rules and then scaled by 0.8 during mask making. (For example 
a minimum length transistor channel is drawn as 3.0tm but is scaled to 2.4im). The 
layouts shown here are the drawn (pre-shrink) sizes. 





area of I 	overlap [ 	 perimeter of overlap t no. of corners tt capacitor ratio 
A yes 92.16pm2 40.8m 3 10:1 
B yes 92.16im2 79.2gm 3 10:1 
C yes 92.16im2 79.2pm 16 10:1 
D yes 92.16m2  79.2/.Lm 8 10:1 
E yes 92.16m2 79.2/Lm 12 10:1 
F yes 92.16,am2 50.41im 3 10:1 
G no 92.16jtm2 40.8am 3 10:1 
H yes 28.80pm2  26.4/Lm 6 32.2:1 
Table 5.1: Geometric properties of the test devices. (tDoes  not include the 2.4im peri-
meter at the point where poly 1 (poly2 in G) is connected into the structure, iflndicates 
only sharp convex corners). Area and perimeter values are post-shrink. 
The floating gate capacitors are naturally large in TARDIS because of the large 
feature size of the Alcatel-Mietec 2.4/-Lm process. To incorporate all the perimeter and 
corner variations detailed in table 5. 1, this results in a minimum tunnelling capacitor 
of 46fF according to ideal layout/oxide characteristics. To implement a reasonable 
capacitive coupling ratio of 10:1, this requires C 072fr01 .-..' 460ff. Although such a large 
capacitor is layout area inefficient, it acts as a large storage capacitor, mitigating some 
of the undesirable second order parasitic effects associated with floating gates as will 
be seen later. 
Type G tunnelling capacitors are the control underlapped devices. In Alcatel-
Mietec 2.4pm CMOS, it is not allowed to contact poly2 over interpoly oxide 3 . There-
fore a poly2-poly 1 overlap is inevitable since poly2 must run off the capacitor to be 
contacted; this overlap has been minimised (as shown in figure 5.1.3) but cannot be 
eliminated4 . 
Type H devices did not form part of the test set but were merely simple, compact, 
multi-cornered devices which, on the basis of SLy-CMOS floating gate literature, were 
proposed as a good compromise between size and injection efficiency. 
3This is to prevent additional stresses and contact etch damage to poly2 and to prevent metallisation 
consuming the poly. Aluminium reacts with silicon and some silicon from the contacts migrates out into 
the aluminium during thermal processing. 
4The reliability of this overlap must be addressed by the process engineer rather than the layout 
designer although, anecdotally, modern processes hardly tend to discourage any structures because of 
step coverage issues. Some do offer the option of thick oxide between poly 1 and poly2 and allow the 
contact to be drawn on top of that area. This is not permitted in Alcatel-Mietec 2.4pm CMOS. 
TARDIS: A Floating Gate Test Chip 	 67 
5.2 Experiments with Tunnelling 
When TARDIS was returned from fabrication, the 'd - Vd - VCONTROL character-
istics of various devices were examined. Between measurements, VTUNNEL  was set to 
various large (-i-I-) values while VCONTROL = OV. As can be seen in figure 5.4 this had 
the influence of changing the 'd  characteristics of the floating gate cells. This suggested 
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Figure 5.4: (a) Measured 'd - Vd - Vgate characteristics for an NMOS reference 
transistor of equivalent layout to floating gate sense transistor. Measured 'd - Vd - 
VCONTROL characteristics for a floating gate transistor with Vso (b) set approximately 
equal to VT (exhibiting the capacitive division of VCONTROL  onto the gate), (c) set ar-
bitrarily negative and (d) set arbitrarily positive. VTUNNEL =OV during measurement. 
5 lnitial concern that charge build up on the isolated gate during fabrication would damage the oxide 
appeared to be unfounded. BEPROM fabrication processes tend to use radiation shields in plasma etch 
and deposition equipment to prevent this. All floating gates appeared to have encountered a build up 
of holes (rather than electrons) during fabrication with about 2-3V on the floating gate when initially 
turned on. 
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Measurement of Switch-On Voltage 
Here we define the switch-on voltage, V 0 , of the sense transistor as the VCONTROL 
required to establish 'd = 1.O 4uA; this is closely analogous to the threshold, VT of a 
normal transistor (but easier to measure  6).  In these experiments V 0 is measured with 
Vd = 2.OV; measurement is by a modified binary search algorithm: VCONTROL is ini-
tially set to range between two small seed values, VoNTRQL < 0 and VQNTRoL > 0. 
If Id (VCONTROL) < 1.0A and 'd (VCONTROL) ~! 1.0jiA, resolution of VCONTROL 
proceeds by binary search, otherwise the appropriate seed is incremented/decremented 
until the range is correct. In this way the entire Vso range can be measured without in-
advertently reprogramming the floating gate by applying a large wrong-polarity signal 
to the control terminal. 
. IVY Ii 
-4 	-2 	0 	2 	4 
Vcontrol [V] 
Figure 5.5: Measured 'd - VCONTROL characteristics for a range of programmed Vsos. 
Vd = 2V. 
Figure 5.5 shows the 'd - VCONTROL characteristics of a device programmed to a 
range of different V 0 values, illustrating how the programming process can be con-
sidered closely analogous to changing the threshold voltage of a conventional tran-
sistor. 
Initial experiments involved re-measurement of the characteristics after devices had 
been left unpowered overnight and the changes in 'd  characteristics appeared to be 
unaltered. It was therefore concluded that it was possible to program floating gates 
in the Alcatel-Mietec process non-destructively, and to a first examination they were 
non-volatile. This was a significant outcome. 
Controllability of Programming 
A second issue of concern was that of controllability; in previous work with amorphous 
silicon (a-Si:H) resistors [80], the response to a series of programming pulses was often 
6One empirical definition of threshold involves calculation of the x-axis crossing of the least square 
linear regression of the Id - 	 curve with Vdrajfl = lOOmV [46]. 
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found to be erratic with jumps of resistance, sometimes in the "wrong" direction, in 
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FigUre 5.6: (a) Initialising V 0 to -5V with positive pulses applied to the tunnel 
terminal, and (b) Measurement of Vso  while applying a constantly increasing pulse 
stream to the control terminal (NB. Equivalentally, a negative pulse stream could be 
applied to the tunnel terminal). Duration of programming pulses = lOOms. 
However programming of TARDIS floating gates was always found to be con-
sistent. A positive potential across the tunnelling capacitor either produced no change 
in V 0 (0 < Vt unnel < V) or reduced it by removing electrons from the floating 
gate. Conversely, a negative potential across the tunnelling capacitor either produced 
no change in Vso  (Vj < < 0) or increased it by injecting electrons on the 
floating gate. This is illustrated by a typical experiment shown in figure 5.6 (Here 
boxes represent programming pulses of lOOms duration, points represent measured 
values of V50). In this experiment programming pulses were ramped up by 200mV 
after each measurement (unless the distance to the initialisation target value was less 
than LWs0 induced by the preceding pulse, in which case pulses were ramped down 
by 200mV instead; this was to slow programming near the target value and so prevent 
overshoot). There were no reset pulses between the programming pulses. A simple 
RC filter was connected to the programming input lines to smooth the pulse roll-on 
and roll-off edges, so to reduce detrimental oxide stress [185]. Rise/fall times were 
consequently ' ims. 
Note in figure 5.6(b), an alternative approach to generating negative 1 7 	poten- 
tials is used: instead of driving VTUNNEL negative VTUNNEL = OV and a 
large potential is coupled onto the floating gate by driving VCONTROL  high (Vpp 00o,). 
This permits programming using only positive signals. 
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5.2.1 Voltage and Time Programming Dependency of Gate and In- 
terpoly Oxides 
2V 40 
(a) (b) 	 (c) 
(d) 	 (e) 	 (f) 
Figure 5.7: Fowler-Nordheim programming configurations for floating gate device: 
(a) READ mode - measurement of V 0 , (b) Electron INJECTION mode through gate 
oxide of sense transistor by coupling high positive voltage onto floating gate, (c) Elec-
tron REMOVAL mode through gate oxide of sense transistor by coupling high negative 
voltage onto floating gate, (d) Electron REMOVAL mode through interpoly oxide by 
direct application of high positive V flnej, (e) Electron INJECTION mode (i) through 
interpoly oxide by direct application of high negative 11tunnel,  (f) Electron INJECTION 
mode (ii) though interpoly oxide by coupling high voltage onto the floating gate from 
CONTROL terminal. 
Figure 5.7 shows the various signal configurations required to program the floating 
gate, either through the gate oxide or through the tunnelling capacitor. These configur -
ations were established using a set of PC-controlled relays (to handle the high voltages) 
and programming pulses generated by a pulse generator connected to amplifiers. The 
test board for TARDIS is described in more detail in section B.2. 
The next set of experiments were designed to investigate the necessary program-
ming voltage magnitudes (jVpp) for the two oxide types. 
The first experiment was on the tunnelling in the sense transistor gate oxide. Prior 
to a positive programming signal (figure 5.7(b)), Vo was programmed iteratively to 
-4V, and prior to a negative programming signal (figure 5.7(c)), Vo was programmed 
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Figure 5.8: Top: Typical V 0 programming characteristics for tunnelling through the 
gate oxide of the sense transistor. (a) Vo(0) = —4V (positive pulses), (b) V SO (0) = 
+4V (negative pulses). Bottom:Typical V. 0 programming characteristics for tunnel-
ling through the interpoly oxide of the tunnelling capacitor. (c) VSO (0) = +4V (pos-
itive pulses), (d) VSO (0) = —4V (negative pulses). The experiments were run in in-
creasing jVppI order with a reset to Vso(0)  between each experiment. (Note that the 
reset voltage at VSO (0) is not shown on the graphs because of the logarithmic x-axis) 
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were applied to the COUPLE and TUNNEL terminals for a total period of 30 seconds; 
V. 0 was evaluated at various instants within that period as shown (figure 5.7(a)). A 
typical experimental trace is shown in figures 5.8(a) and 5.8(b). 
A similar set of experiments were carried out on the tunnelling capacitor structures 
(figure 5.7(d)-(e)). A typical experiment is shown in figures 5.8(c) and 5.8(d). 
Two significant observations could be drawn from these experiments: 
• /.Vso exhibits an approximate logarithmic time dependency in both cases. This 
effect was mentioned in section 3.5.5. The tunnelling potential, Vtunnei, depends 
on the potential difference between the TUNNEL terminal and the floating gate: 
Vt unnei = Vpp - V19 	 (5.2) 
Assuming removal of electrons, V1 rises and so Vtunnei falls, exponentially re-
ducing the rate of electron removal (due to the FNT dependency of tunnelling 
current on tunnelling potential). In this way programming is self-limiting; and 
Lq51 9  becomes logarithmic with time. The theoretical form of this behaviour is 
derived in section 5.5.1. 
• Programming (hence tunnelling) occurs at significantly lower voltages in the 
interpoly oxide than in the gate oxide despite its greater thickness. 
The lower Vj of the interpoly oxide gate oxide is quite a striking result although it 
was expected from the reported experiments on MOSIS -compatible structures. Despite 
the relative thickness of the interpoly oxide, the tunnelling threshold has been reduced 
below that of the gate oxide by some feature of the layout or physical process. 
5.2.2 Reprogrammability and Device Aging 
Oxide "aging" is a significant problem in floating gate devices. Electrons travelling 
through the oxide can become trapped and cause localised distortions of the electric 
field (see section D.2). These trapped electrons can introduce a repulsive field which 
counteracts the programming field. This is not in itself a failure mechanism, since the 
programming voltage can be increased to recover the field required for programming. 
However, wear-out limits the extent to which this can be repeated without damaging 
the oxide, and so devices can eventually become unprogrammable. 
Figure 5.9 shows the non-reproducibility of repeated cycling of the magnitude and 
duration experiment on a typical interpoly tunnelling capacitor. The figure shows that 
Vso(30s), ie. VSO(30s) - Vso (Os), declines logarithmically with programming 
cycles, indicative of early 'aging' followed by a decline in the aging rate. All ex-
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Figure 5.9: vs0 after 30s tunnelling time for (a) Vso(0) = +4V and positive pulses, 
(b) Vso(0) = —4V and negative pulses 
5.2.3 Interpoly Tunnelling Capacitor Design Comparison 
Having confirmed the reported lower tunnelling potentials in interpoly tunnelling ca-
pacitors, the next stage was to determine the influence of poly2 overlaps, corners and 
extended perimeters using the various interpoly tunnelling structures shown in fig-
ure 5.1.3. This was approached by applying a series of experiments to determine the 
field-emission tunnelling threshold, vie, for each of the tunnelling capacitor designs. 
In these experiments, each tunnelling capacitor was characterised by initialisa-
tion of 1/50 (to V50 (0)), followed by the application of a single lOOms pulse and re-
measuring V80. This experiment was repeated for a range of Vso(0)  and I/pp values 
until a picture of programming behaviour was built up for each test device (typical 
results shown in figure 5.10(a) for gate oxide tunnelling and (b) for interpoly oxide 
tunnelling; some device aging is inevitable during the experiment and this is visible as 
irregularities within the graph). 
To convert these data sets into Vf e  measurements, a simple lumped capacitor model 
was developed. 
5.2.4 Capacitor Network Model 
Figure 5.11 shows the capacitor network structure for TARDIS. Although exact ca-
pacitances were not determined, typical values can be derived from published capacit-
ance per areas and device layout geometries. Since the resistivity of the heavily doped 
polysilicon floating gate is small, it can be treated as an equipotential surface. 
Typical plate capacitances are then Ctunnei = 46fF, Ccontroi = 464fF and C1 b = 60fF. 
C ,Cf and C1 d  are voltage dependent capacitances but sum, in the worst case, to 
about 10fF. For simplicity, then, it was chosen simply to add 10fF to C1 b  and ignore 
the MOSFET capacitances due to their comparatively small size. The bulk and source 













$ $ $ • • • • Va40)44V 
I I I I I • V.o(0).2V. I I 
' 	
• V.o(0)*lV, - - 
40 	-30 	-20 	40 	0 	10 	20 	30 	40 	 -20 	-Ii 	-10 	-5 	0 	5 	10 	IS 	20 
Vpp[VJ VppIVI 
(a) 	 (b) 
Figure 5.10: Typical programming characterisation experiment on (a) Tunnelling in the 
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Figure 5.11: (a) Schematic structure of floating gate cell illustrating the lumped capa-
citors to be used in the capacitor network model. (b) The derived capacitor network 
model 
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voltages were always zero. Fringing capacitances were ignored as they were about 
two orders of magnitude less than the plate capacitances. Cross-chip variations in 
oxide thicknesses and geometrical deviations have also been ignored. Finally, the re-
lation between the capacitance of overlapped tunnelling capacitors and equivalent area 
interpoly capacitors is unknown and has been assumed unity. 
Given these assumptions the derived model must be treated only qualitatively; fit-
ting parameters must account not only for tunnelling behaviour but also for deviations 
from typical capacitances. 
The total capacitance of the floating gate, C1 is the sum of all capacitances, and 
so is calculated as 580fF. 
Data Transformation 
Vie is the minimum Vtunnet  such that 
Vso (0) - Vso (tpp) I > 'y 	 (5.3) 
For this experiment, 'y was set at 50mV. 
To determine Vi e  it was first necessary to reduce (Vso (0), V) pairs into the direct 
parameter, Vt unnei. 
By superposition of the input voltages and the trapped charge: 
V g ( 
/capacitors 
C19 3) 
+fg 	 (5.4) 
Therefore during readout, when the switch-on condition is met, VCONTROL = Vso and 
VTUNNEL = OV equation 5.4 evaluates as 
V19 (ON) = 
Ccontroi
Vso + çbf9 	 (5.5) 
'-'19 
where V19 (ON) is the voltage required on the floating gate such that the switch-on 
condition is exactly met. Defining the capacitor ratio as m = Ccofltroi/Cj g , this can 
be rewritten as 
Of g = V19(ON) - mVso 	 (5.6) 
From experiments, it is easy to produce a database of items of the format: 
{V50 (0) , Vpp, tpp, V 0 	t)} 	 (5.7) 
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which define the switch-on condition of a device before and after a programming pulse 
of duration tpp. Using equation 5.6, this can be mapped into the form: 
{çb1 9 (0) , Vpp, tpp, qSj g 	tpp)} 	 (5.8) 
Now, during programming, when VTUNNEL = Vpp and VCONTROL = OV, equa-
tion 5.4 evaluates as 
Ctunnei 
V1 9 = 	
19 	
çb Vpp + . 	 (5.9) 
U 
This may be expanded to incorporate the time dependency of V1 9 and çb19 during pro-
gramming (with the capacitor ratio, (Ctunnet /C19 ) defined as mt): 
V19 (t) = mVpp + q519 (t) 	 (5.10) 
Note that Vpp is assumed to be constant for the duration of programming since during 
experiments the 1 ms rise and fall times of the pulses are typically << tpp. The model 
therefore assumes the rise and fall times to be instantaneous. 
Now, we can write 
Vtunnei(t) = Vpp - (mt Vpp + Of g (t)) 
= Vpp (1 - mt) - 19 (t) 
= Vpp (1 - mt) - V19 (ON) + mVso(t) 	 (5.11) 
And we can therefore map the triples of form 5.8 into the final form 
{Vtunnei (0) , tpp, Vt unnei 	t)} 	 (5.12) 
The element Vpp has been omitted as it is implicit in the calculation of Vtunnei.  tpp is 
fixed at lOOms. Equation 5.3 can now be applied to determine both Vj and V. 
Processing of Experimental Data 
Some typical data processed using the above capacitor network model is shown in 
figure 5.12; values of V were calculated from this plot as the threshold of the LV50 
characteristic. 
The results of these experiments are summarised in table 5.2 with some typical 
/Vso curves plotted in figure 5.13. The following are some observations made during 
these experiments. 
• Tunnelling Thresholds: Using the ideal layout values and the Fowler-Nordheim 
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Figure 5.12: Typical AVso versus Vtunnei  graphs using the capacitor network model 
to transform experimental data, for an overlapped tunnelling capacitor (layout type A) 









] _sv,- V7 ] _s t  l'  }_3vj 
A 9 11.6V 0.74V -14.9V 0.91V 13.4V 0.54V -16.6V 0.76V 
F 10 11.3V 0.59V -15.8V 1.83V 13.2V 0.47V -17.3V 1.80V 
B 9 11.4V 0.73V I -15.5V 1.41V 13.2V 0.28V -16.9V 1. 19V 
D 8 11.3V 0.77V -15.2V 1.08V 0.36V -16.4V 0.92V 
E 9 11.2V 0.93V -15.5V I.38V 
13 .2V 
13.4V 0.89V -16.8V 1.19V 
C 7 1l.2V 0.61V -14.8V 1.08V 13.OV 0.45V -16.4V 0.92V 
G 	 8 13.3V f_0.98V -17.8V 2.61V 153V 0.99V 	-21.3V 1.02V] 
Gate Oxide 	6 17.7V 	2.05V -24.8V 1.31V 19.OV 1.50V 	-24.5V 1.50V] 
Table 5.2: Mean, V and standard deviation, 	of field emission thresholds for Vso 
programming experiments for tpp = lOOms. The initial experiment refers to unaged 
devices (the first trial of the V0 programming experiment); the third experiment refers 
to devices which have been aged to a fixed extent (the third iteration of the Vso  pro-
gramming experiment). Devices A,F and B represent increasing perimeters: 40.8jm, 
50.4/.Lm and 79.2gm. Devices A,D,E and C represent increasing numbers of corners: 
3,8,12 and 16. Device G is the underlapped tunnelling capacitor. 
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Figure 5.13: Selection of typical results for A Vso versus 	for (a) V, and (b) 
V,+ . Tunnelling capacitors of types A1-A3 and B1-B4 have been grouped together as 
the class of 'overlapped tunnelling capacitors'. Only a representative subset of experi-
ments is shown for clarity. Injection through the gate oxide has been displayed with a 
reversed x-axis (ie. - so that the polarity of all LWs0 's are in agreement; no-
tice that this disparity is due to interpoly tunnelling being referenced from the TUNNEL 
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coefficients published in [184], then - for a simple analysis - a Vi e (interpoly) > 
46V7 and Vje (gateox) > 33V should be expected (in both cases symmetrical 
tunnelling): it is clear that the tunnelling threshold has been reduced by some 
effect in both cases, especially for the interpoly oxide. 
• Matching: Tunnelling was not only asymmetric: II 	I I but there were fe 
large variations between notionally matched devices. 
• Overlapped vs. Underlapped Tunnelling Capacitors: Underlapped tunnelling 
capacitors were found to have higher Vie  than overlapped tunnelling capacitors, 
particularly where electrons are emitted from poly2 (electron injection onto the 
floating gate - thus the enhancement is asymmetric. 
• Interpoly Oxide vs. Gate Oxide: All interpoly tunnelling capacitors had con-
siderably lower Vj e  than for tunnelling through the gate oxide of the sense tran-
sistor. 
• Oxide aging: From table 5.2 it can be seen that the gate oxide ages slightly 
less than the interpoly oxide over the course of the first three experiments. The 
gate oxide is a high quality thermal oxide compared to the interpoly oxide on 
the irregular polysilicon surface. The irregularity of the surface in particular 
may be reason for a higher density of interface traps in the interpoly oxide and 
subsequently faster aging. 
• Lithographic Enhancement in Thnnelling Capacitors: no feature - periphery 
or number of corners - was found to be markedly significant, other than the con-
sistently higher IVpI required for underlapped tunnelling capacitors. Variations 
in V1 e  between different instances of the same tunnelling capacitor were found 
to be as severe as between different designs, and aging was found to result in a 
considerable shift in V1 after cycling. 
The last point is perhaps the most unexpected. It shows that tunnelling is not being 
enhanced by lithographic features of periphery or number of corners. Additionally it 
strongly suggests that field enhancement along edges and at corners is not the reason 
for the observed field emission threshold reduction. The high inter-device variations 
would point rather to surface asperity-dominated enhancements (ie. electric field en-
hancement at sharp peaks on a rough surface' ) as proposed by Brown, Collins and 
7This is above the dielectric breakdown voltage. 
8Although the interpoly oxide, like the gate oxide, is thermally grown, the random orientation of the 
grains in polycrystalline silicon causes a surface roughening to occur [156]. 
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Marshall [15] from their study of continuous-time trapping behaviour 9 . The asym-
metry between tunnelling polarities could also be explained in this way since the poly 1 
top plate will not have identical surface topology to the poly2 bottom plate. 
Other oxide irregularities (dust particles, crystalline defects or localised thin re-
gions) or metal contamination (causing energy barrier lowering) can also lead to an ob-
served electric field acceleration by effective oxide thinning [100] at the 'weak spots'. 
Such mechanisms could also lead to the observed enhancement behaviour with influ-
ence also degraded by oxide trapping. While the asperity explanation would appear 
the simplest and most consistent, and would relate to the generally accepted irregular 
surface topology of polysilicon, this explanation can by no means be said to be proven 
by the results of TARDIS characterisation. 
There is a clear V e reduction for overlapped tunnelling capacitors and accepting 
Thomsen & Brooke's explanation of thinning along the edges would be somewhat in 
conflict with the asperities interpretation. Marshall believes that the oxidation process 
may lead to asperities along the edges rather than wholesale thinning 10,11,12 
Of specific interest is the fact that whilst the perimeter length in overlapped tunnel-
ling capacitors would appear insignificant, the minimum length overlap in the under-
lapped tunnelling capacitors where poly2 leaves the capacitor is insufficient to cause 
an equivalent IVfe I reduction. One possibility is that sharp edge asperities or cusps are 
actually quite rare and the perimeter must be above a certain threshold length to attain 
a good probability of one existing. 
Unfortunately the data from TARDIS would appear to raise as many questions 
that it answers; the edge thinning results are particularly difficult to interpret. Perhaps 
a more promising approach to this problem might be the examination of a cross-section 
with a focused ion beam (FIB). However it was not possible to include such an invest-
igation here. 
Topological Tunnelling Analysis 
The irregularity of an asperity topology does not yield well to analysis especially if 
the surface is not well characterised. Roy et al [143] have approximated asperities by 
91n this study a single trapping event was observed to make a significant impact on tunnelling current. 
This is not compatible with a current equally distributed along a large area such as an edge or planar 
surface. 
' 0Private Correspondence with Gillian Marshall, September 1995. 
11 The doubling of edge length between tunnelling capacitor designs A and B would not lead to a 
lower Vi e , since V1 would be determined by the sharpest asperity. 
12Rinaldi eta! [1411 observed a small number of pronounced 'cusps' of polysilicon at plate edges in 
a TPFG process which project outwards more than the larger number of 'legitimate' injecting tips. It is 
conceivable that something similar may be occurring here. 
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Figure 5.14: (a) Concentric polysilicon emission plates (b) Profile of resultant potential 
barrier (excluding image force lowering). 
a curving emission plate (shown in figure 5.14). In this analysis the geometric field 
enhancement becomes 




where R is the radius of curvature of the plate, the authors derived an expression 
for the electron tunnelling probability, equivalent to exp(T) in the Fowler Nordheim 
equation. For simplicity, the form neglecting the image force effect is given here: 








Fen hanccd R 
For t0 , = 60nm, the tunnelling probability is plotted against applied electric field 
(ie. Vapplied/tox)  in figure 5.15. Also plotted is the Fowler-Nordheim tunnelling prob-
ability; it can be seen how the probability defined by equation 5.14 decays towards 
the Fowler-Nordheim expression as the radius of curvature increases (At the limit 
R —+ 00, the plate becomes planar, and the potential barrier becomes triangular as 
in the Fowler-Nordheim analysis). As can be seen, a sharply curving surface allows 
much higher probability of electrons tunnelling for the same applied voltage across the 
oxide. 
In practice it is not the plates of the polysilicon capacitors which would curve but 
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Figure 5.15: Electron emission probability from a polysilicon surface of radius of 
curvature R 
such asperities must be much less than that of oxide thickness. At such levels, the 
requirement of concentricity may be relaxed, since t0 is comparatively large. 
Asperities with very small radii of curvature obviously cover very small areas. 
Therefore, if tunnelling is asperity-dominated as believed, then current will tunnel 
more easily through very small regions of the plate, rather than equally across the 
plate or along edges as initially believed. 
(a) 	 (b) 	 (c) 
Figure 5.16: (a) Layout of type E tunnelling capacitor, (b) SEM surface photomicro-
graph, (c) Annotated SEM surface photomicrograph. 
Some T4RDIS devices were examined under a scanning electron microscope 
(SEM). A typical observation is shown in figure 5.16. Since this is the view from the 
chip surface and the passivation layer had to be gold-coated to allow SEM observation, 
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it would be unreliable to draw any conclusions on the surface topology. However it is 
indicative that significant rounding has occurred at the corners which would eliminate 
any significant localised electric field enhancement (and so is in agreement with the 
Vso experiments). 
It is important to note at this point that these conclusions only apply to the ex-
periments with the available Alcatel-Mietec 2.4,im CMOS process. There is no real 
justification here to disagree with the findings of others for other fabrication processes 
on the effect of edges and corners (especially when tunnelling is through the gate ox-
ide, not extensively examined here, since the thinner, better-quality oxide may have 
different characteristics) however corner-enhancement does seem unlikely since a gen-
eral consensus appears to exist that corners are inevitably rounded in all processes. 
This is due to the finite wavelength of light which precludes the ability to generate a 
singularity. It would appear most likely that tunnelling characteristic are strongly pro-
cess specific - and possibly run specific and depend on such criteria as oxide quality, 
surface smoothness and layer 3D geometries. 
Gate Oxide Injection Curve Irregularities 
The gate oxide electron injection curves for tunnelling in the n-channel sense transistor 
are shown in figure 5.13 show an extreme irregularity in the processed data compared 
with the other curves that cannot simply be attributed to aging during the experiment. 
A closer examination revealed an initial-conditions dependency not found in the in-
terpoly tunnelling or in electron removal through the gate oxide (shown for one device 
in figure 5.17). The reason for this is unknown. One possible hypothesis is that while 
there is a plentiful supply of electrons for tunnelling from the polysilicon since it is 
degenerate. However if it is supposed that injection onto the floating gate through the 
gate oxide that the main source of electrons is the channel inversion region, then if 
there are insufficient electrons in this region then tunnelling is reduced; the electrons 
can only be replenished under the constraint of finite carrier mobility. So, for a low 
Vso (high fg)  there is already an inversion layer in existence before programming 
starts, compared to a high V 0 (low fg)  for which the inversion layer only comes into 
existence when Vpp is coupled onto the floating gate. The more inverted the channel 
is prior to programming, then the more tunnelling occurs. This might also contribute 
to the asymmetry of V1e(gateox) 13• 
It might be possible to explore this hypothesis further by altering tpp. Unfortu-
nately this anomaly was only encountered when processing data after the test board had 
13 Note too that during injection the floating gate is biased such that it may stimulate SHE injection in 
addition to FNT. It is not straightforward to discriminate between the two injection mechanisms. 
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Figure 5.17: Typical /Vso versus 	graphs using the capacitor network model to 
transform experimental data, for injection/removal through the gate oxide of the sense 
transistor. 
been disassembled for parts 14  and it was not possible to do such an experiment. Notice 
that if this hypothesis is true then it would require that tunnelling electrons come from 
the channel, not the underdiffusion regions suggested by Carley. This would mean 
that, in this case, injection in the gate oxide is not along the edges. 
Yield 
Not all test structures were included in table 5.2. One entire chip and several type 
H devices were used for the previously described experiments and were thus intrus-
ively aged and so could not be included in the table. In fact, of the 80 floating gate 
devices (10 chips of 8 devices) fabricated 3 were found to be non-operational at first 
examination 15  However, subsequently, during the course of this work several more 
of the devices failed. Most of these failures occurred during experiments involving 
the application of high voltages or currents and are attributable to normal breakdown 
"Initially only interpoly data had been processed. 
15The faulty devices were device A on chip 4, device E on chip 5 and device H on chip 9. These 
devices passed zero current and could not be programmed to do otherwise. There appeared to be a short 
circuit from the floating gate to the bulk. 
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behaviours' 6 . The others failed more mysteriously between experiments whilst in stor-
age. It is now believed that most of these failures are due to electrostatic zapping due 
to poor handling and storage conditions. Since the programming characteristics were 
considered completely unknown at onset, all ESD (see section D.9) protection circuits 
had been removed. ESD damage may also account for premature wear-out observed 
in some devices. 
5.3 Analogue Memory Cell Applications 
Having demonstrated the analogue programmability of the TARDIS floating gate 
devices, two simple applications were investigated: (i) programmable current refer-
ence, and (ii) programmable Euclidean distance calculator. 
DC Current Reference 
Iref 










Figure 5.18: (a) Schematic of TARDIS floating gate acting as a current reference. 
Ccontroi and Ctunnej are grounded to form C 1 . (b) Maximum absolute error in rep-
licating behaviour of a driven current source in the range Vdrajn,  VI , 5V (Hspice 
simulation results). 
Floating-gate devices are considered to make poor current references because of 
the drain-coupling effect. Consider the situation shown in figure 5.18(a) where afloat-




16Several wear-out behaviours were also noted in very aged devices which, whilst they could be 
programmed would leak their charge over the course of a few seconds or minutes 
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capacitance and C2 is the parasitic capacitance due to lateral underdiffusion of the 
drain. If we assume the Msense is operating in saturation, then: 
' 	
'3
ds = 	( V98 —VT) 2 (1+AVd) 	 (5.15) 
_0 (Q19 +2'ts 	V .
2 
- 	c1+c2 c1+c2 T) (1+AVd
3 ) 	(5.16) 
where A is the modelling term for channel length modulation. Calculating the small-
signal drain-source transconductance, 9ds  (which as a metric of current reference be-










+ 	_ VT)(1+AVd s ) 	(5.18) 
QfgCV8 	
2 
+ 0 ( 	 A 	 (5.19) 
2 c1 +c2 + 	_ vTfl c1 +c2 )  
The first term on the right-hand side of equation 5.17 is the transconductance due to 
parasitic coupling, whereas the second term is simply due to channel length modulation 
and would be present in any transistor. Of the two terms, the parasitic coupling dom-
inates - for typical values - for C 1 less than about two orders of magnitude larger than 
C2 . Figure 5.18(b) plots the absolute maximum current error (as a percentage of the 
expected current) of a floating gate current reference compared to a driven transistor in 
the range Vdrain , V1 9 < 5V. 
Thus in practical terms TARDIS floating gates form perfectly adequate dc current 
sinks since when Ccontroj  and Ctunnei  are grounded, they form a C 1 almost three orders 
of magnitude larger than the drain capacitance. This is due to the large geometries of 
the process leading to naturally large capacitors, as described earlier, and also because 
tunnelling occurs in a specifically separate tunnelling capacitor. This is in contrast 
to special process EEPROMs, where the floating gate capacitance may simply be the 
nodal gate capacitance and where tunnelling is through a thin drain oxide, resulting 
in a much larger parasitic drain capacitor. Here it would be preferable to implement, 
say, a simple cascode arrangement, such that the drain of the sense transistor is held 
relatively constant. 
However, since the sense transistors are minimum length to facilitate CHE exper -
iments, traditional problems with channel length modulation gds  is significant. For 
this reason, for experimental purposes only, Vdra  in was fixed at 2V for current refer-
ence experiments. This constraint can be eliminated simply by elongating the sense 
TARDIS: A Floating Gate Test Chip 	 87 
transistor. 
Programming Algorithm 
Kolodny et al [92] demonstrated a coarse linearity between the change in an EEPROM 
cell threshold and the applied Vpp. Ong et al [130] used a standard EEPROM pack-
age to store analogue sound-waves in real time using a linear mapping between Vpp 
and cell current. However, as figure 5.19 shows, the Vso  response to the application 
of a lOOms programming pulses of magnitude Vpp demonstrates poor linearity in the 
TARDIS cells. More significantly the on-set of this poor linearity, and its gradient 
and offset varies widely from cell to cell (all cells tested had been equally aged; dif-
ferential aging would worsen this condition). In addition, programming transitions of 













-20 	-18 	-16 	-14 	-12 	-10 	-8 	-6 
Vpp [VI 
:6 	8 	10 	12 	14 	16 	1820 
Vpp [V] 
Figure 5.19: V o after application of lOOms programming pulses (for several different 
overlapped test cells). 1/ o (o) = —4V for negative I/pp and Vso(0) = 4V for positive 
Similar results were obtained for gate oxide experiments. 
Therefore, instead of trying to compensate for the poor linearity and matching char -
acteristics which makes a direct mapping infeasible, a heuristic iterative programming 
algorithm was developed. Comparison of figures 5.8(c) and (d) with 5.19 demonstrates 
a much stronger voltage than time dependency (as would be expected from the FNT 
equation), so it was decided to base programming on a variable I/  (as was done in 
the ETANN iterative programming algorithm). The aim here was not to provide an 
optimal algorithm in any respect but rather to show that a reasonably robust algorithm 
existed which would allow programming to take place over all the mismatched and 
aging device characteristics to a fair degree of precision. Improving on this algorithm 
(for example to minimise its time requirement) could be considered a potential future 
project (and its on-chip implementation; here the algorithm exists as C code on the 
controller PC). 
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Figure 5.20: Flowchart of programming algorithm for TARDIS floating gate current 
sinks. 
A simplified flowchart of the programming algorithm used for TAR DIS floating 
gate current sinks is shown in figure 5.20'. (This is very similar to the algorithm 
was used for initialising Vso in earlier experiments (Id, 18 was effectively replaced by 
Programming progresses simply by incrementing the magnitude of the program-
ming pulse in 200mV steps until the target, IJ, is reached; if programming overshoots 
or undershoots the target, the pulse polarity is reversed, switching the direction of elec-
tron transport during programming pulses (The IV magnitude reduction introduces 
hysteresis which prevents 'dz  oscillating about the target value). The magnitude incre-
ment is annulled if the programming is close to the target to allow homing-in on Ij, 
and the magnitude is actually decremented if there is likelihood of overshoot. Vague 
issues such as 'nearness' to target and 'likelihood' of overshoot can be quantified in 
terms of I Id, - 'dz I and 6  1d for the preceding pulse. 
Included, but not shown in the flowcharts, are limits on the magnitude ofsuch 
to provide a margin against likely oxide-breakdown potentials. Pulses above these 
magnitudes are clipped to the limits. 
17 This iterative algorithm is very much simpler than that used for ETANN [421 since it does not 
attempt to encapsulate the behaviour of tunnelling characteristics explicitly. Here simplicity is favoured 
over efficiency (although a direct comparison with the ETANN scheme was not possible) and provides 
the potential for future on-chip integration of programming. 
18 Drain current with zero voltage applied to TUNNEL and COUPLE terminals. 
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Figure 5.21: Id, programming characteristics of (a) type B device - incrementing cur-
rent (b) type G device - incrementing current (c) type B device - reset to 5iA (d) type 
G device - reset to 5A 
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Figure 5.21 shows the Id, programming characteristics for a couple of test devices, 
again illustrating the difference between overlapping and underlapping tunnelling ca-
pacitors. The configuration shown in figure 5.7(f) has been used for electron injection. 
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Figure 5.22: (a) Id,  response to incremental 	pulse stream for a selection of 
programming cycles (b) Magnitude of final VPPtUnneL pulse in incremental pulse stream 
over 2000 programming cycles (programming terminates when Id, > 40/LA) 
Aging was also apparent in the current references, as illustrated in figure 5.22. 
Note the logarithmic aging effect in figure 5.22(b). This can be explained by asperity-
controlled tunnelling. Localised electric field enhancement at the sharper asperities 
dominate early cycles but become blocked by traps first, whereupon the greater number 
of blunter asperities take over. 
Euclidean Distance Calculator 
Collins, Marshall and Brown [39] proposed a two floating gate 1-dimensional Euc-
lidean distance circuit for use in an analogue VLSI RBF [107]. The circuit is shown in 
figure 5.23(a). In their implementation the floating gates were programmed through a 
pass transistor activated by a refresh signal although it was their intention to migrate 
the design to non-volatile floating gates by removing the pass transistors and effecting 
programming by tunnelling or hot electron injection. An implementation similar to this 
can be formed by parallelising two TARDIS devices as shown in figure 5.23(b) 19 . 
In this design, both transistors are biased to operate in saturation and it is desired 
that 'eucl  is minimised when V2 = 	Thus, considering the left-hand transistor 
first, it is programmed such that V1 g = Vmatch (Vmatch 	VT.) when Vin = Vcentre 20 . 
19For simplicity all parasitic floating gate shunt capacitance has been lumped with Ctunnei. 
201n the original volatile version, this can be achieved simply by applying Vcentre to the in terminal 
and pulsing the refresh control. 
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Figure 5.23: (a) Circuit diagram of one dimensional Euclidean distance cell with 





Vcentre + cb g 	 (5.20) 
(Ccontroi + Ctunne i) 
Which can be re-arranged to find the necessary stored charge 
- 	Cc,ytro 
	
Vcentre + Vmatch 	 (5.21) fg - - ( Ceontrot + Ctunnei) 
Thus when an arbitrary input Vt,, is applied, the floating gate voltage can be calculated 
as 
vfg = Ccontroi 
Ccontroi + Ctunnei 
Ccon trot 
Ccon troi + Ctthnne1 
Vin + Ofq  
(Vin - Vcentre) + Vmatch 
(5.22) 
Thus the current in the sense transistor can be calculated to a first order by 
Ids = 
Oleft (Vfg —VTj2 
2 
- 	( 	Ccontroj 	
) (Vin - Veentre) - 2 	Ccontroi + Ctunneii 
(5.23) 
since Vma tch '-' V. Thus this transistor provides an approximation to one half of the 
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Euclidean calculation, ie. where l/ > Vcentre . To include the cases where V, < 
Vcen tre, the symmetrical right-hand transistor is required. It is programmed to Vmatch 
with Vcentre  on the control terminal where Vcentre = Vdd - Vcentre . During normal 
operation V = Vdd - 1/ is applied to the control terminal. This can be shown to 
generate a complementary current of the form 






(Vcentre - V) 	 (5.24) 
Thus with the two drains connected together a complete Euclidean approximation 
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Figure 5.24: Experimental measurement of the response of 1-dimensional Euclidean 
distance calculator for centres at 0.5V,1.5V,2.5V,3.5V and 4.5V. 
An experimental trial of this circuit is shown in figure 5.24. The width of the 
'centre' was not a sharply defined point, but would vary depending on accuracy to 
which the two floating gates were programmed. If the programming 'overlapped', 
both transistors would be on simultaneously over some part of the range leading to 
a non-zero centre. If programming did not overlap at all, both transistors would be 
off simultaneously over some part of the range leading to a flat-bottomed curve. The 
extent of this non-ideality depends on how accurately programming can be achieved. 
'euci is larger than would be desirable in practice due to the minimum channel length 
of the sense transistors. 
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5.3.1 Thermal Trap Annealling 
As noted in section D.2, trapped charge may become thermally liberated from its trap 
site back into the conduction band. It was considered possible then that a high tem-
perature treatment could be used to mitigate aging by adding thermal energy and thus 
promoting the detrapping process. This is referred to as annealling of trapped charge 21 . 
A practical difficulty arises in the case of TARDIS in the use of a standard process; 
that of thermal damage by heating. By experimentation, the IC packaging clearly 
began to melt at temperatures in excess of about 80°C. Therefore annealling attempts 
had to be kept below this temperature, and a temperature of around 70°C was used. 
Operation at elevated temperatures would change the characteristics of the memory 
as electrons would tend to be more energetic. Hence following annealling, chips were 
left to cool for 8 hours before being re-tested allowing time for them to return to room 
temperature. 
Devices were operated as current references before and after the annealling ex-
periment. As can be seen from figure 5.25(a), simply leaving the memory device at 
room temperature for 8 hours has no annealling influence 22 . However, as shown in 
figure 5.25(b-d) there is a definite lowering of programming voltage between the pre-
annealling (trace 1) and post-annealing (trace 2) experiments. However, the annealing 
effect falls far short of returning the device to its virgin state (trace 0). Although vari-
ous annealing times were tried, there seemed to be no strong time dependency at this 
temperature. 
Perhaps the most significant feature of figure 5.25(b-d) is the rapid re-aging during 
the ten programming cycles between trace 2 and trace 3. In fact, the memories very 
quickly resorted to programming voltages equal to or above that of the pre-annealed 
state within only a handful of programming cycles. 
This evidence would suggest that this relatively low annealling temperature is suf-
ficient to liberate electrons from 'shallow' trap sites, but that these are the very same 
trap sites which are easy to fill again during programming. Hence the extreme nature of 
heat treatment would seem to little justify its small and short-term success in reversing 
aging. 
21 This is similar, but not to be confused with the high temperature annealling often performed to 
improve the quality of VLSI grade oxides. Annealling can out-diffuse impurities and also slightly move 
or re-orient dangling bond atoms allowing pairing up of dangling bonds, thus in both cases reducing 
the number of trap sites in the oxide. Thermal annealling usually requires temperatures several hundred 
degrees higher than room temperature. 
22 Strictly, a very slight annealling influence was observed in a couple of devices tested but this is to 





















































13 	 14 
 








"tunnel 	 tunnel 
(c) (d) 
Figure 5.25: Heat treatment annealling for a highly aged memory: (a) Room tem-
perature overnight, (b) 70°C for 4 minutes, (c) 70°C for 20 minutes, (c) 70°C for 30 
minutes. In all cases, trace 0 shows the initial I,, response to pulses imme-
diately after TARDIS was delivered from fabrication, trace 1 shows the 1,, response 
to Vpp, pulses immediately prior to annealing, trace 2 shows the 1,, response to 
Vpp, pulses following annealing and following a cooling period of 8 hours, and 
trace 3 shows the I zv response to pulses after 10 repetitions of the experiment 
subsequent to trace 2. 









Figure 5.26: Continuous Id, READ measurements commencing immediately after pro-
grammed floating gates and continued over a number of days. 
5.4 Data Retention and Accuracy 
In previous work with amorphous silicon resistors [80], non-volatility was tested by 
programming resistances and then powering these up for 30 minutes each day for a 
week. A more stringent test, it would seem, would be to lock the floating gates into 
a continuous READ cycle and then continuously monitor the behaviour; this would 
expose the floating gate to continuous operating stresses and so be closer to a practical 
situation. Since these tests were time consuming and tied up equipment in demand 
only a few runs were attempted: a couple of typical traces are shown in figure 5.26. In 
trace 5.26(a), the drift in Id, represents a q5g  drift of '-.' 5mV over one hour subsequent 
to programming, and - 18mV over one day. Thereafter there is an oscillation of çb1 9 
within bounds of 18mV23 but the trend of this trace is unclear. Trace 5.26(b) shows 
similar behaviour, with a Ofq drift of '-' lOmV over one hour and -' 17mV over one 
day followed again by an oscillation, here within bounds of 9mV. 
This marked initial drift (or relaxation) has previously been observed by Car-
ley [21] in gate-oxide structures, Sackinger & Guggenbuhl [145], Sin et at [152] in 
special process floating gates, and Marshall & Collins 24 in interpoly structures, al-
though it has not been widely reported in other SLy-CMOS literature. Drifts of several 
hundred microvolts to a few millivolts have been reported, so the observations here 
were consistent. Several explanations for this behaviour are possible: redistribution 
of trapped charge within the oxide and at the interface (both within the tunnelling 
capacitor and the sense transistor), slow detrapping, redistribution of ionic oxide con-
taminants, short-lived traps, dielectric depolarisation [159] (all also affected by noise 
in read-out). If this relaxation is predictable then it can be pre-compensated for dur- 
23 There appears to be a slight daily periodicity to the signal, possibly related to external influences 
within the laboratory. 
24 Gillian Marshall. Private Correspondence, September 1995. 
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ing programming. Sackinger & Guggenbuhl believe that prediction to an accuracy of 
15% is possible for their special process floating gates [145]. However the accuracy 
of prediction found with TARDIS seems very much poorer (although there is insuf-
ficient data to estimate it well). It is probable that SLy-CMOS floating gates relax less 
consistently than special process devices and this puts a bound on long-term program-
ming precision. Claims of> 14 bit resolution [96, 541 must therefore be treated with 
a degree of caution particularly if it is not made clear if the readout is repeatable after 
some time delay 25 . 
A further issue related to high accuracy programming is temperature stability; a 
threshold shift of a few millivolts may be caused by a 1K temperature change. Whilst 
it was always intended to operate the TARDIS test devices under the 'normal oper-
ating conditions' afforded by the bench top and so naturally confront such problems, 
if a more detailed study of relaxation were to be pursued it must consider using an 
environmental chamber to eliminate this external influence. 
5.4.1 Long Term Data Retention 
Of a sample of fourteen specifically SLy-CMOS floating gate papers, [21, 161, 160, 
114, 96, 15, 26, 27, 67, 58, 57, 106, 54, 72], only four actually report any long term 
data retention experiments, the rest either assuming retention or citing one of the other 
studies. 
At the low fields self-induced by q5, FNT is negligible compared to charge loss 
by thermionic emission over the Si-Si02 boundary [74]. This charge loss can be ac-
celerated by 'bake retention testing' (Appendix E) and using the calculated activation 
energy to predict low temperature charge loss 




exp —tv exp 	 (5.25) 
(0)  
where Q(0) is the initial charge on the floating gate and Q(t) is the charge at time t. 
ii is the electron-lattice collision frequency, k is Boltzmann's constant, T is the tem-
perature and IB is the apparent Si-Si0 2 potential barrier height (the activation energy 
for charge loss). Activation energies of 1.1eV [161, 26](interpoly floating gate) and 
1.6eV [21 ](gate oxide floating gate) have been calculated which predict less than 0.1% 
charge loss over ten years. 
These results must be treated with caution since it is not necessarily straightforward 
to migrate this digital approach into precision analogue applications. In particular the 
25 Systems which implement continuous-time adaption rather than discrete program/read phases may, 
however, achieve higher resolution since any drift would be trimmed out. 
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charge loss rate is an almost exponential function of time; therefore initial degradation 
is relatively large. Other factors which must be considered are: 
• Steady-state must be achieved to eliminate short-term leakage effects from long-
term bake measurements; the causes, lifetimes and temperature dependencies of 
these mechanisms must be understood and accounted for. 
• Thermal liberation of trapped charge during the bake must be accounted for: 
for example how does the quantity of charge liberated during 72 hours at high 
temperatures relate to the quantity liberated at room temperature over ten years? 
. The influence and extent of non-catastrophic oxide defects must be known and 
how they will be accelerated by the bake. 
These issues are seldom addressed in EEPROM testing as the programming margins 
are so large as to make shifts due to these effects negligible. The same cannot be 
said if high accuracy analogue operation is required. However the effects listed would 
probably tend to make retention appear worse rather than better than its true nature so 
the results published are very encouraging. 
Some authors predict SLy-CMOS floating gates will have better retention prop-
erties than special process floating gates because of the thicker oxide but this claim 
would seem disputable: charge loss is dominated by thermionic emission which has 
no electric field (and hence no oxide thickness) dependency. However, special fab-
rication may optimise or screen oxidation processes to ensure high quality whereas 
in SLy-CMOS, the oxide is not optimised and so the defect density may be greater, 
promoting defect controlled charge loss. Therefore it is possible that statistical reten-
tion reliability of SLY-CMOS floating gates is poorer. Bake retention testing under the 
presence of defects may also be unreliable - the thermionic process has a clear physical 
temperature dependence but the temperature acceleration and cross-sectional influence 
of different types of defects may not be so straightforward (ie. one type of defect may 
dominate at low temperatures, another at high temperatures). 
Analogue retention is clearly a complicated issue which perhaps partly explains 
why it has been little mentioned in the literature. A thorough examination of this 
topic is beyond the scope of this thesis although it was intended to do some basic 
bake retention tests to assure fundamental functionality. Unfortunately it was decided 
necessary to postpone intensive floating gate retention testing to the second chip rather 
than TARDIS for two principal reasons 
1. ESD damage often gave rise to catastrophic damage would lead to an unpro-
grammable cell but less severe damage could simply impair the charge retention 
capabilities of the oxide. Thus with the high levels of ESD problems found with 
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Device Storage Date I 'dz Test Date 'dz Drift 
Chip3(E) 28Aug1995 49.0tA 26 Sep1996 50.6pA +1.6/LA I +19mV 
Chip3(G) 30Aug 1995 48.0A 01Oct1996 47.41iA -0.6A -7mV 
Chip4(D) 30 Aug 1995 41.0,iA 26Sep1996 40.8pA -0.2A -2mV 
Chip4(F) 31Aug 1995 44.0A 17Sep1996 47.3/LA +3.3A +4lmV 
Table 5.3: Id_, measurements before and after a year in storage of four TARDIS 
devices. The estimated drift in q1 9 is derived from a typical Hspice model of the 
sense transistor. 
TARDIS it seemed inappropriate to proceed with retention bake since leaky 
oxides due to ESD damage would be indistinguishable from an inherent reten-
tion problem. 
2. All TARDIS samples came with standard packaging (40 pin DEL package) not 
capable of withstanding the high temperatures required for bake retention. 
By deferring long term retention tests to the second chip these problems could be 
mitigated: anti-static precautions could be taken and unpackaged samples would be 
provided which could be bonded into specialised packaging by a third source 26 
However, the Id, of four TARDIS devices was recorded immediately after pro-
gramming and before they were stored in a sealed box for a year 27 . Re-examination 
values of Id, are listed in table 5.3. Since these floating gates had not been allowed 
to reach steady state before being stored the short term and long term components of 
drift were unknown. Whilst these measurements are not particularly strong evidence 
(it is also unlikely that the measurement conditions were replicated exactly after a year 
and so the measured drift is probably worse than the actual drift) they do suggest that 
TARDIS floating gates do (at least in some cases) have the potential for reasonable 
long term analogue stability. 
5.5 Hspice Modelling of the Floating Gate 
Section 5.2.4 described the derivation of a capacitor network model with injected 
charge for Modelling of the floating gate. To complete the model, the tunnelling capa- 
26TARDIS was fabricated by Eurochip and the subsequent two chips by Europractice. Europractice 
had a policy of providing a number of additional unpackaged samples, whereas this was not true of 
Eurochip. 
27 0bviously it would have been desirable to program and store a much larger sample and to target 
a wider range of stored charge (larger Id, range). Unfortunately provision for this was not considered 
sufficiently early in the project. 
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citor current must be incorporated. 
5.5.1 Fowler-Nordheim Coefficient Derivation by Capacitor Net-
work Model 
Fitting coefficients Xi  and X2  to the Fowler-Nordheim expression (3.9) is usually done 
using a special test structure consisting of the tunnelling capacitor without a floating 
gate. Thus a voltage can be applied directly across the two terminals of the capacitor 
and the tunnelling current measured directly. Microscopic measurement of plate area 
and ellipsometric measurement of oxide thickness can be used to refine the fit. A least 





'tunnel - - X2 - in ± 	 (5.26) 
 2 ) - 1"tunnel 	kXi I 
or 
( 
in 	 AX2atox - in 
'tunnel = 	
(5.27)
Vtunnel tunnel) 	- 	 _ 
Such a fit requires the validity of the Fowler-Nordheim expression over the region 
of operation. However, since it was impossible to attempt to measure directly the very 
small tunnelling currents with available equipment, it was necessary to reformulate the 
fit expression 5.26 in terms of voltages which could be more easily measured. The 
injected-charge capacitor network model was used for this purpose. 
Reformulation of the Fowler-Nordheim Expression 
To model the behaviour of the tunnelling capacitor it is necessary to derive a reformu- 
lation of the Fowler-Nordheim expression, equation 3.9, into an expression involving 
Vt unnel instead of 'tunnelS 
Vtunnei(t) = Vpp - V19 (t) 	 (5.28) 
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Differentiating both sides, and substituting in the Fowler-Nordheim expression, gives 
dVtunnei(t) - 	
(V - Vf9 (t)) 	 (5.29) 
dt 	- dt 
= —V1 9 (t) 
dt 
- 	Itnnnei(t)t 
- Cf 9 
- - Xi 1"tunnel (t) exp (X2/Vtunnei  (t)) 
- 	 Cf9 
Now, rearranging and integrating 
	
J
V2dVtunnei(t) 	 f 1dt tunnel (t) exp (-x2/VtUflfll(t)) = - 	jg 	(5.30) 
gives 
—1 	- Xit 
+const1 	(5.31) 
X2 exp ( —x2/Vtflfl(t)) - Cfg 
Which may be rearranged into the form 
Vt unnei(t) = - 	
X2 (5.32) 
In [C191 (X2 (Xit + const2 ))] 
Solving for initial conditions, t = 0, gives 
Vt unnei(0) = - 
	X2 (5.33) 
In [Ci9/ 2 const2 ] 




X2 exp (X2/Vtunnej(0)) 
Equations 5.11, 5.32 and 5.34 can now be combined to give a model for Vso (tpp): 
V 0 (tpp) = 1  - ( V flfl1 (t) - Vpp (1 - nit) + V19 (ON)) 	(5.35) 
1-nc 
where Vtunnei(0) = Vpp (1 - mt) - V1 9 (ON) +mVso(0), ie. the tunnelling potential 
at the instant the pulse is applied. 
To test the validity of the model defined by equations 5.33, 5.34 and 5.35, its pre- 
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Figure 5.27: Model of the time dependency of Vo in the Vpp and tpp range of pre-
vious experiments. io(0) = +4V for each 1LtJ trace, and Vso (0) = —4V for each 
V1  trace. Vso(0) is not shown on the graph because of the logarithmic x-axis. The 
points are the analytic estimations, the lines the numerical model. 
dictions was compared to that of a numerical model based on 
öfg = xi tunnel (t) ex 	2 /V
ttnnei ) 6t 	
(5.36) 
with continual re-evaluation of T1tunnei  between each discrete time step, 5t. 
This is illustrated in figure 5.27. Here 	was chosen to be equal to 
and X2  equal to f3t/p 2 where A pjate is the layout area of plate overlap in the tunnelling 
capacitor (92.2 pm 2 ), t is the typical interpoly oxide thickness (60nm) and C1 and /1 
are the Fowler-Nordheim coefficients given in [184]. p is included as an arbitrary field 
acceleration parameter such that E0 = p i and P,2 have been set to 4 
to provide the realistic tunnelling voltages shown in figure 5.27. Simplistically, this 
represents a field enhancement of 4 times due to asperities and other effects averaged 
across the whole plate surface A pja . 
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Figure 5.28: Best fit approximation of Vtunrzet model to some experimental data for 
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Experiment versus Model Comparison 




(Vt unnei (tpp) [model] - tunme1 (pp) [experiment]) 2 (5.37) 
An attempt was made to minimise this function in terms of Xi  and X2 using the Nelder-
Mead Simplex Method 138]. However, as figure 5.28 shows, a good fit was not ob-
tained. In fact, it is not possible to fit Xi  and X2 such that the slope to the right of the 
knee' in the curve is well represented. (Notice the wide spread in the 30s experiment 
compared to the 20ms and lOOms experiments - it is believed that this is because the 
random nature of trapping events becomes more diverse over a longer period). In con-
clusion, the Fowler-Nordheim fit proposed is not a good one for the devices fabricated 
on TARDIS. It is most likely that electric field variations due to surface asperities 
and possible edge effects and thinning mean that the behaviour during programming 
is somewhat more complicated than this simple model of universal field acceleration 
would predict. 
It would seem plausible that a less constrained model, such as a neural network 
would provide an adequate fit to the experimental data. However, a model with a 
strong physical basis would seem impractical without further investigation of the sur- 
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* Physical components 
Cfg fg gnd! czeroed $ COUPLE=BULK=SOURCEDRAIN=OV 
Rfg fg gnd! 1e24 $ Dummy R - for convergence 
Ctunnel TUNNEL fg ctunnel 
GfnVppp TUNNEL fg cur--'x l p*v(ptunn)*  v(ptunn) *exp(... x2p/v(ptunn))' 
GfnVppn fg TUNNEL cur=' xl n*v(ntunn)*  v(ntunn) *exp(...x2rjv(ntunn))' 
Eptunn ptunn gnd! TUNNEL fg 1 M1N=0 
Entunn ntunn gnd! fg TUNNEL 1 MIN=0 
* Define intrinsic sense transistor switch on voltage 
Vfgon fgon gnd! fgonvolts 
* Calculation of Vso from Vfg 
Etuncoup tunncoup gnd! TUNNEL gnd! mt 
Esubs subs gnd! fg tunncoup 1 
Evso vso gnd! fgon subs oneovermc 
* Tunnel Programming Signal 
VTUNNEL TUNNEL gnd! vpp 
* Simplex Fitted Coefficients 
.param xlp=2.7523e-4 x2p=334.307 
.param xln=31.7658 x2n=630.264 
* Capacitor Network Model Parameters 
.param ccontrol=464f cfb=60f cmosfet=lOf ctunnel=46f 
.param czeroed=par(' ccontrol+cfb+cmosfet') ctotal=par(' czeroed-i-ctunnel') 
.param fgonvolts=0.97 
.param mt=par( ' ctunnel/ctotal') mc=par( ' ccontrol/ctotal') oneovermc=(' 1 /mc') 
* Calculation of Initial Condition 







.print par('i(GfnVppp) - i(GfnVppn)') 
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Thus the calculation of Vso can be implemented by lines 25-27 without deasserting 
VTUNNEL as was done in the experiment. Notice that rearranging equation 5.39 again 
allows the setting of I/(0) by initialising the voltage at node fg. This is implemented 
in lines 39-40 to match the initial conditions of the experiments. Line 56 calculates the 
tunnelling current as the difference between the two simulated sources in lines 18-19. 
Figure 5.29: Hspice model of time-dependent programming experiment using Simplex 
Fitted Fowler-Nordheim coefficients (left) wide range (right) range matched to that of 
experiments. Vso(0) = +4V for Vp1p traces and l/(0) = —4V for V, traces. 
Vso(0) does not appear on the graph due to the logarithmic x-axis. 
The output of this simulation is shown in figure 5.29. Notice that only four lines 
(18-21) define the tunnelling operation and so the model is easily transferable to new 
simulations. 
5.6 Experiments with CHE Programming 
Having investigated FNT in TARDIS floating gates, the second mechanism under 
investigation was channel hot electron (CHE) injection. Although electrons can be 
injected onto the floating gate the larger potential barrier means that holes generally 
cannot and so decrementing Qfg still involves FNT of electrons off the floating gate, 
ie. CHE is a unipolar programming mechanism. 
In a submicron process significant CHE currents can flow at comparatively low 
voltages but the large geometries of this process result in a much less extreme drain 
electric field. Thus there is no naturally large CHE current. It is important, then, when 
attempting to minimise both programming voltages and times, to maximise CHE by 
ensuring that Vgate Vdrain can be achieved. 
One approach to this is the system illustrated in figure 5.31 which uses a Continu-
ous time feedback loop involving an op-amp to control the voltage coupled onto the 
floating gate such that the difference between V19 and Vdrajfl is minimised. CTRL can 




(a) 	 (b) 	 (c) 
Figure 5.30: Hot Electron programming configurations for floating gate device: (a) 
READ mode - measurement of V o , (b) Electron REMOVAL mode through interpoly 
oxide by direct application of high positive (c) Electron INJECTION mode 
of channel hot electrons through gate oxide by coupling high positive voltage onto 





Figure 5.31: Continuous time V' 9 Vd rain system. 
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be used to pull V19 sufficiently low to halt CHE. Although this system was not im-
plemented on TARDIS it can be approximated by a discrete time (pulse/evaluate) 
version using the simple capacitor network model described in section 5.2.4. Using 
the CHE configuration illustrated in figure 5.30(c), a programming pulse, (Va, tv;), 
is applied to the (parallelised) COUPLE and TUNNEL terminals. Using equations 5.4 
and 5.6, the voltage on the floating gate can be expressed as 
V19 = (mt + m) V1 + V19 (ON) — mV so 	 (5.40) 
Substituting V19 = Vdrajn into equation 5.40, and rearranging, provides a simple ap-
proximate model for determining the requisite value of 	for maximisation of Iche: 
VC 
he 	 1 
pp = (Mt + 
m) 
(Vd rain - V19 (ON) + mVso ) 	(5.41) 
Experimental Results 
A number of devices had their V50 initialised to -5V by tunnelling. V50 was then 
programmed upwards according to equation 5.4 1, with the drain Vdrajn  ranged towards 
8V, IV above the process specified snap-back value 29•  Although programming was 
found to occur, it was about 1-2 orders of magnitude slower than for electron injection 
by tunnelling so t 	was increased from lOOms to 3s. Notice that if Vdrajn  is kept 
below 1 OV and only positive , values are valid, then 	can be constrained to be 
within the 12V supply voltage specification. 
Some typical programming traces are shown in figure 5.32 which clearly illustrates 
a speed-up due to higher drain voltages due to the larger population of hot electrons 
(although it is still much slower than for tunnelling). If the model of equation 5.41 was 
correct approximately the same amount of charge should be dumped on the floating 
gate between each pulse leading to linear traces. This is obviously not the case and 
the model is suboptimal; however it is good enough to allow programming across then 
entire -5V —+ +5V range of interest. 
Model Offset 
In a simple attempt to measure the sensitivity of programming time to the programming 
model a simple offset constant was introduced. Equation 5.41 was reformulated to 
29 Some margin was expected above the process specified snapback voltage of 7V. In fact tested 
breakdown voltages ranged from 8.5V to 1 l.OV but operation above about 8V could not be assured. 
Breakdown was characterised by a sudden collapse of the drain current to zero and subsequent non-
programmability. The drain terminal then appeared to have become disconnected possibly due to metal 
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Vdrain=6.9V 
Vf1rain=6 7V 
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Figure 5.32: Number of model-based programming pulses required for drain voltages 
up to 8.OV. Tpp = 3 seconds. 
offsel=2. IV offset--4.1V 
ffsct=3.IV \ 	/ oflsct=l.IV 	 offset=5.l' 
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Figure 5.33: (a) Programming curves for various model offsets, (b) Final Vso after a 
total of 9s inject time for a range of model offsets. Each Vso(time = 0) = -5V. 
include an offset term: 
Vppe = 
	1 	
(Vd rain - Vf g (Ofl)) + 	Vso + offset 	(5.42) 
(Mt + m) 	 (Mt + m) 
Programming curves for various offsets are shown in figure 5.33(a), which also 
confirms that the model-derived is also not optimal. In fact, as shown in fig-
ure 5.33(b), (where V 0 after 3 pulses from an initial Vso = -5V is plotted against 
offset), an offset of about 3.5V represents the peak 'gate  for the adjusted model. 
This behaviour may be explained by looking at the form of the 'gate  against Vgate 
curve for a fixed Vdrain,  as shown in figure 5.34(a) (This curve is sketched from an 
experimental plot in [139]). 'gate  falls off sharply below the Vgate peak but, less sharply 
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Feedback 
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(a) 	 (c) 
Figure 5.34: (a) Sketch of 'gate  against Vgate for fixed Vdrain , (b) Modelled 	with 
injected charge shaded, (c) Modelled 	+ offset with injected charge shaded. 
above it. Hence, when the model value of VpIII is used, electrons are initially injected 
onto the floating gate, lowering Vgate and thus causing 'gate  to fall away rapidly. This is 
shown as the shaded area in figure 5.34(b). However, with a positive offset, as current 
is injected onto the floating gate, 'gate  actually increases to its peak before falling away. 
Hence the total charge injected can be significantly more than for the model value of 
VI . This is shown as the shaded area in figure 5.34(c). Of course, if the offset 
becomes too large, then insufficient charge is injected to allow 'gate  to peak, and thus 
LVso begins to tail off again as found. 
No. Pulses: 100ms: 60 
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Figure 5.35: Final V0 for a variety of offset voltages after a total of 6s inject time 
comprised of sixty lOOms pulses or two 3s pulses, where V50(time = 0) = -5V. 
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To confirm this idea, the experiment was re-run with pulses of lOOms instead of 
3s (ie. Ve  recalculated thirty times more often during injection). As can be seen 
from figure 5.35, the largest change in Vso has moved closer to the zero offset axis as 
expected since 'gate  is returned to its approximate maximum thirty times more often. 
Also, due to the increased frequency of maximising 'gates  the maximum V o is higher 
for lOOms pulses than for 3s pulses. However this does not necessarily imply shorter 
programming pulses are better, since the total programming time does not only include 
the inject time but also the V. 0 measurement time (which, with lOOms, is consequently 
thirty times longer). 
A suitable compromise is required according to the programming algorithm; in 
general, a small voltage offset added to the model is preferable to a shorter program-
ming pulse, but this can be used for fine-tuning the programmed value. 
5.6.1 Current Limitation 
The CHE programming so far observed is impractically slow. However it does show 
a strong Vd rain dependency and so CHE might be made usable with increased Vd rain 
provided avoidance of snapback breakdown can be achieved. 
Figure 5.36: (a) Voltage response of Siliconix current limiter for a variety of test 
devices. Zero volts were coupled in through the control capacitor but Vso  was preset to 
< —8V for these experiments (b) V 0 programming characteristics with Vf = 1OV; 
the solid lines represent programming with a constant voltage pulse (of labelled mag-
nitude) being applied to the control terminal. 
Since the snapback breakdown damage would appear due to excessive currents, a 
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2.4mA current limiter 30 was placed between the chip Vd,,,i,, terminal and the supply 
(set at 2.4mA was found by experimentation to be sufficiently large to allow 
hot electron programming whilst affording adequate breakdown protection up to 15V 
on all floating gates tested - with the current limiter in place no more devices were 
destroyed by testing. 
Any avalanching which occurs in the drain-channel depletion region is now lim-
ited and current cannot reach destructive levels. Since currents of only - 1.5mA were 
measured during the application of a complete explanation of this behaviour has 
not been found (since 2.4mA would be expected if avalanche currents were being dir-
ectly limited). Since the snapback breakdown voltage minimum is much lower than 
the applied (see section D.5), it is possible that destructive currents only occurred 
during rise times and it is these which are now being limited. Whatever the explan-
ation, there was clearly an improvement in device reliability with no further failures 
above Vdrajn > 8V with the introduction of the current limiter. 
The slight potential drop across the current limiter is shown in figure 5.36(a) which 
shows that it traces VCHE  up to about 12V (and that the drop is not large enough in 
itself to explain the reliability improvement). Faster programming was indeed found 
with higher Vdrain  although, as figure 5.36(b) shows, model based programming is still 
faster than coupling a constant voltage onto the control terminal. 
5.6.2 Self-Induced Programming 
CFIE should still occur without the requirement for capacitive coupling of high voltages 
onto the floating gate provided çb jr, was high enough to promote hot electrons towards 
the gate. This would permit electron injection as well as FNT electron removal (with a 
sufficiently small mt) to occur whilst simultaneously reading the floating gate since no 
signals would be capacitively coupled onto it. This would provide a suitable mechan-
ism for bi-directional feedback programming or dynamic programming of the floating 
gate (this idea was initially proposed by Diorio et al - see section 7.2.3). 
To test this proposal of  of some TARDIS devices were preset high (fg 9.5V 
—~ 12.5V) by tunnelling through the gate oxide (interpoly tunnelling could not support 
tunnelling to such a high level of of g without breaking down) using Vpp of 40-45V. 
This is on the margin of gate oxide breakdown. 
Figure 5.37 then shows the V 0 drift over a period of seconds subsequent to the 
application of a drain voltage immediately after presetting. The OV drain voltage com-
pares how V 0 decays by self-induced tunnelling of electrons onto the floating gate. 
30A Siliconix constant current diode was used. The built-in current limiter of the power supply 
was insufficient since it contains an internal large stabilising capacitor across the terminals which can 
produce a current spike whilst discharging that is sufficiently large to damage the device. 
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Figure 5.37: vs0 drift by self-induced CHE electron injection onto the floating gate 
subsequent to immediate application of vdrain (labelled). 
While self-induced tunnelling then contributes slightly to the Vso decay, it is clearly 
dominated by self-induced CHE injection in the presence of a high drain voltage. 
As seen in figure 5.37, the self-programming of v50 is rather slow and saturates 
within a small range in linear time. Enhanced programming was considered by setting 
Vdraim  V1 . A circuit to achieve this is shown in figure 5.38(a). However since again 
this circuit did not exist, it could be approximated in discrete time using a model based 
on equation 5.6: 
Vdrain = v19(ON) - mel/so 	 (5.43) 
Figure 5.38(b) shows that while this approach did not degrade range or speed, no im-
provement was evident (for any offset). This is probably because the higher hot elec-
tron population due to the higher drain-channel electric field of a high fixed vdrajn 
compensates for the lower injection efficiency due to vdrajn-vf g mismatch. 
Figure 5.39 shows the self-induced CHE programming of a selection of test devices 
which have been preset with a 45V lOOms gate oxide tunnelling pulse. Although 
the preset characteristics are consistent, the programming range available in a short 
time is small (and has a spread dependent on the preset tunnelling characteristics). 
Additionally the high O fq required makes interfacing to standard 5V neural processing 
circuits inconvenient. For this reason it was decided not to pursue this design further. 
However Diorio et at have implemented innovative single transistor synapses [55] 
using their floating gates (and have also introduced a p-channel version which requires 
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Figure 5.38: (a) Continuous time Vd rain Vf g follower circuit, (b) Programming charac-
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Figure 5.39: Self-induced CHE programming characteristics of a selection of test 
devices. 
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no special implant since CFIE is naturally inherent to its weak inversion biasing 31). 
These synapses have a continuous time learning rule based on the tunnelling and in-
jection physical characteristics thus implementing a slowly adaptive neural network. 
However the slowness would make weight downloading, as is the aim of this project, 
prohibitively time consuming (ie. tens of minutes per weight). 
5.6.3 Aging and Retention 
The aging during CHE was slower than for interpoly tunnelling. Although it may be 
similar to that of gate oxide tunnelling due to the inherent built-in defect density of 
the oxide, the lower oxide electric fields required by CHE must be played off against 
probably a more localised injection current due to the electric field distribution in the 
channel. Unfortunately there was insufficient time to investigate this further. 
Power-up retention tests showed the same general trends as seen earlier for tunnel-
ling programmed floating gates indicating that the electron injection mechanism did 
not worsen the retention characteristics. 
5.6.4 Polarised Detrapping 
One further unexpected observation occurred when CHE programming was finished. 
A tunnelling capacitor had been used to preset the floating gate (removal of electrons) 
through uni-directional FNT. When Fowler-Nordheim experiments were resumed (ie. 
bi-directional FNT in tunnelling capacitor) there was a clear reduction in Vi e . A further 
investigation of this behaviour is shown in figure 5.40. 
It is seems likely that bipolar operation of the tunnelling capacitor is causing field-
activated detrapping which also limits the rate at which the net accumulation of oxide 
charge can age the device. 
5.7 Discussion 
TARDIS test devices have shown that it is possible to build programmable floating 
gate memories in the Alcatel-Mietec 2.4jim CMOS process. FNT occurs at a lower 
potential in the interpoly oxide than in the gate oxide and at potentials lower than 
planarised tunnelling theory would predict but still at voltages much greater than the 
specified maximum power supply. Electric field enhancement at asperities is suspec-
ted of causing the greater tunnelling currents although alternative explanations may 
31 Energetic electrons are created when accelerated channel holes collide with the semiconductor lat-
tice liberating ionised electron-hole pairs. 
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Figure 5.40: Trace (0) shows the programming of Id, in an unaged device, (1) shows 
the same programming sequence after the device has been aged through 30 program-
ming cycles with hot electron injection from the channel of M1 and electron removal 
by FNT as normal (ie. unipolar FNT). Trace (2) shows the programming sequence 
after a further 10 cycles, this time with bipolar FNT for programming, and trace (3) 
after a further 30 cycles. 
exist. Some tunnelling enhancement results from overlapping the poly2 over poly 1 in 
violation of the layout design but the reasons for this, possibly edge-related asperities, 
are unclear. There is clearly no corner enhancement due to rounding of corners during 
etching. The tunnelling-enhancement behaviour is evidently a complicated mechanism 
but the simple interpretations and rules drawn from TARDIS experiments should be 
sufficient for use of this behaviour in analogue neural memory cells. 
Trap up related aging is a significant problem, meaning no one programming cycle 
is repeatable and leading to intrusive, destructive testing. Inter-device variability is 
large and can be exacerbated by aging. Temperature treatment can mitigate some trap-
ping but only for a few cycles. 
Programming characteristics are naturally extremely non-linear. While this may 
be mitigated to an extent by linearization circuits described in section 3•5532 , these 
cannot account for inter-device variability and aging and so would be unsuitable for 
the absolute value weight downloading scheme envisaged. Therefore iteration or feed-
back is required for programming analogue values. A simple empirical programming 
32 The method involving a high resistance floating gate is not viable due to the absence of suffi- 
ciently high resistance polysilicon (ie. R 	1G [117]) in SLy-CMOS. Alcatel-Mietec 2.4t CMOS 
can provide polysilicon resistors of either - 201l/ or 	2kfl/D (but not both in the same design). 
However, special SRAM processes sometimes offer resistances of up to -. 1OMI110 [52] (used for 
passive pull-up devices in inverters). 
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algorithm has been implemented and been demonstrated successful in programming 
a current reference and a Euclidean distance calculator circuit. Programmed floating 
gates show a relaxation behaviour which can hinder precise programming. This, stand-
ard packaging and possible ESD damage, have hampered retention testing although 
some degree of non-volatility is evident from less rigorous measurements. 
Channel hot electrons have also been demonstrated to provide unidirectional pro-
gramming and have the potential for operating within the specified power supplies. 
However a model-based programming algorithm and large currents (with surge pro-
tection) are required to allow programming times comparable with FNT. 
Chapter 6 
NEMO: Non-Volatile RBF 
Subcircuits and Addressing 
6.1 Introduction 
Having established the feasibility of SLy-CMOS floating gates as analogue non-volatile 
memories in the given Mietec 2.4km fabrication process and now equipped with bet-
ter knowledge of their layout requirements and programming voltage magnitudes and 
currents' it was possible to progress the aim of building a non-volatile analogue VLSI 
REF by meshing floating gate cells with concurrent research into RBF functional sub-
circuits [110]. The vehicle for this work was the NEM0 2 chip. 
6.2 Design Motivations 
The motivations for the NEMO chip were: 
Build on the success of non-volatile analogue memories examined in TARDIS 
to construct RBF component blocks with non-volatile weights with a view to 
implementing a complete VLSI REF with programmable non-volatile memory. 
Modify existing circuits and evaluate new ideas for implementation of the RBF-
functional elements. 
Investigate the problems behind, and design, implement and evaluate schemes 
for array-based programming of floating gate cells within SLY-CMOS to facilit-
ate neural networks of medium to high component density. 
Examine data retention properties of SLY-CMOS floating gate memories to over-
come the failure to properly obtain this data from TARDIS. 
With, of course, the caveat that TARDIS chips came from a single wafer; subsequent designs 
would be subject to any inter-wafer variability in undocumented characteristics, such as surface asperit-
ies believed to dictate tunnelling potentials. 
2Non-Volatile Euclidean & Multiplier Options. 
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6.3 Issues in Programming Hardware ANNs 
This section introduces two concepts which are important in understanding the issues 
and experimental results to be discussed later. The first is that of 'chip-in-the-loop' 
(CTh), a widely-used technique to program analogue hardware ANNs. The second 
concept is that of programming fidelity, which explains the terminology used in later 
sections. 
6.3.1 Chip-in-the-Loop (CIL) Programming 
ANNs require many iterations of high accuracy weight updates during training but 
feedforward (recall) operation can require a much lower accuracy [17]. On-chip train-
ing (see section 3.3.6) additionally requires potentially complex circuitry which would 
be idle subsequent to training. 
Consequently, if a static weight set is sufficient, determination of the weights is 
best performed in a software model of the ANN chip. The weights would then be 
digital-to-analogue converted and downloaded to the chip. 
The effectiveness of this approach is largely dependent on the problem and on the 
efficacy of the software model. However, even the most accurate model cannot accom-
modate the effectively random intra- and inter-chip device variation and the particular 
downloaded weight set will thus always be sub-optimal for the exact form of the feed-
forward net actually implemented by the hardware. This can be considered as a shift 
in the error surface away from the software determined minimum. 
Fortunately it is possible to recover ANN performance by 'trimming' out this shift 
by augmenting software training with subsequent training using the chip instead of the 
model for the forward pass. This is the CTh technique and has been demonstrated as 
successful in improving a downloaded weight set in analogue VLSI ANNs (for ex-
ample see [64] or [59]).  Cairns [17] and Jackson [86] have demonstrated that CTh 
can be achieved in pulse-stream VLSI IvILP implementations in only a few (i-'  lOs) of 
epochs for problems using real-world data. Recently Mayes [I 101 has demonstrated 
similar results for the RAM-refreshed pulse-stream VLSI RBF implementation, al-
though on artificially-generated training data. 
The procedure proposed here is then to apply Cit training to a floating gate pulse-
stream VLSI REF network. The inherent aging of the floating gate devices should 
not preclude sufficient iterations to complete the training. The aim here then is to 
produce REF subcircuits which can be conveniently parameterised, by floating gate 
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programming, to desired weight sets so to allow such training to occur 3 . 
Having observed the extreme non-linear and non-stationary FN and CHE program-
ming behaviours in TARDIS it was obvious that a simple relationship between target 
RBF parameters (multiplier weights, centre positions and widths) and programming 
signals would not exist. Therefore the goal of downloading RBF parameters from a 
trained software model could only be achieved in two ways: 
Designing RBF subcircuits with integral continuous-time feedback which would 
allow establishment of target parameters values. 
Using discrete-time feedback involving multiple pulse-evaluate cycles (as was 
used for programming TARDIS) to establish target parameter values (itera-
tion). 
It was observed that the iterative programming approach (which was selected by 
the designers of ETANN) has several advantages: 
• Smaller circuits: these allow higher integration density. This is important when 
it is considered that feedback is only required during programming which may 
be very small part of lifecycle, for example in a write-once-read-many-times 
(WORM) network. 
• The programming algorithm not hardwired into feedback circuits but is incor-
porated in controller state-machine (probably in software). Thus easily modified 
eg. to emphasise speed over resolution or vice versa. 
For these reasons, the cells in NEMO were designed to be programmed iteratively. 
Both these points also have relevance in the context of the project: since these were 
to be the first floating gate RBF subcircuits designed, lower complexity was favoured 
as it would reduce scope for error. Additionally the programming algorithm is a topic 
open to investigation on an iteratively programmed chip. 
However, two disadvantages were observed to exist with the iterative approach: 
• Slow speed: many pulse-evaluate cycles can mount up to very long program 
periods; this would make continuously adapting systems impossible and many-
epoch chip-in-the-loop training sessions impractical. Notice that the length of 
the evaluation phase is intimately connected with the cell design; measuring a 
single voltage is rapid, searching input-space to find a specific output is not. 
3 The aim of NEMO is to demonstrate weight downloading in single cells and small test arrays, not 
to build an entire functioning RBF as this was considered too large a step to take from the knowledge 
derived from TARDIS. 
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Figure 6.1: Distinction between precision and accuracy of a signal. 
• Fast aging: since multiple pulses are required per programming attempt, devices 
age correspondingly more quickly limiting the useful lifetime of the chip. 
Because these disadvantages are significant ones, it was deemed important to also 
investigate a continuous-time feedback approach to programming. The vehicle for this 
was the PARAFIN chip which is discussed in the next chapter. 
6.3.2 Programming Fidelity 
The fidelity of an ANN is manifested in two (often confused) ways using the definitions 
proposed by Kirk [91] and quoted in [60]: 
• precision: "the degree of agreement of repeated measurements of a quantity" 
• accuracy: "the degree of conformity to some recognised standard value" 
This distinction is illustrated in figure 6.1. Function y(t) is an ideal target value, which 
f(t) and g(t) attempt to match. f(t) is a precise approximation (as it is entirely repeat-
able) but it is not accurate; g(t) is not precise but it is much more accurate with a mean 
value close to y ( t). Digital neural networks (implicitly including software neural net-
works) are always extremely precise but their accuracy depends on the number of bits 
used for numerical representation. Analogue circuits however, may suffer imprecision 
(due to circuit noise) in addition to inaccuracy (due to circuits offsets and memory spe-
cific issues)'. It is the task of the designer to attempt to minimise both imprecision and 
4Loosely, analogue accuracy is the conformity of the signal mean, and analogue precision is the 
degree of repeatability of the mean (ie. the signal distribution); exact statistical definitions have yet to 
be standardised. 
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inaccuracy. Imprecision can often be substantially reduced (although not eliminated) 
and good design can lead to high accuracy. 
In case of a tradeoff, it is worth also noting from [60] that 
• High precision is often not required if hardware attains high accuracy. 
A larger network can often overcome problems of low precision. 
Additionally, it is usually possible to employ some technique which reduces the 
required bit accuracy for a given problem. 
In digital ANNs, it has been found that in typical benchmark problems feed-forward 
accuracy is generally required to be much lower than the accuracy required during 
training where small weight updates are required [78, 7]. In analogue ANNs, the situ-
ation is more complicated, with researchers commonly describing circuit fidelity in 
terms of digital bit equivalence, where circuit noise is often treated as quantization 
noise (ie. precision and accuracy are not well distinguished). This can lead to mis-
leading representations: analogue ANNs may perform better than digital ANNs of the 
estimated number of bits. However, again, training is found to require higher digital 
bit equivalence than for the feedforward pass. 
The topic of analogue imprecision/inaccuracy is an involved one and beyond the 
scope of this thesis. Additionally, the issue is very much problem-specific. It is im-
possible to say just how precise and just how accurate the RBF circuits and their pro-
gramming support must be. The RBF components are mostly adapted from their dy-
namic capacitor implementations (which have been shown to compose a successful 
RBF classifier). However, design of floating gate interaction and programming sup-
port is a tradeoff between circuit size, complexity and design time. 
As a crude estimate of the fidelity of these circuits the common digital bit equival-
ence metric will be used but it must be interpreted with care for the reasons outlined 
here. 
6.4 Chip Design Issues 
The section discusses some of the important issues which had to be considered during 
the design process for NEMO. 
6.4.1 Choice of Floating Gate Designs 
With TARDIS it was observed that interpoly tunnelling capacitors offered lower pro-
gramming voltages than for gate oxide tunnelling. For this reason they were selected 
for the implementation of floating gates on NEMO. Although significant trap-up was 
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observed, it was not severe enough to preclude the few (i-..'  10s) of CTh cycles envis-
aged. 
Additionally, since a smaller tunnelling oxide area (ie. concentrated about asperit-
ies) allows a higher oxide defect density [164], this enhances the prospect of a higher 
yield. 
Since the poly2-poly 1 overlap was found to result in a drop in field-emission tun-
nelling threshold but no benefit have been found in the use of elaborate long perimeter 
or multi-cornered tunnelling structures, tunnelling capacitors were designed as simple 
poly2-polyl overlapping rectangles. 
6.4.2 RBF Components 
As seen in chapter 2, the components of a classical RBF are Euclidean distance calcu-
lators, nonlinearities and multipliers. It was also shown how such functionality may be 
implemented in pulse-stream VLSI. 
The aim here then was to adapt these circuits for compliance with floating gate 
storage. As shown in equation 5.4, the floating gate voltage is a combination of both 
çbf9  and the voltages capacitively coupled in from surrounding circuit nodes. Here 
during evaluation the capacitively coupled nodes are set to zero (excluding parasitics). 
Whilst this reduces somewhat the computational richness afforded by the floating gate 
structure as it sets V1 g fg' this allows the stored charge to become simply equivalent 
to the charge dumped on storage capacitors in the refreshable versions of the RBF 
subcircuits and thus makes the transition to non-volatile versions both easier and faster. 
It may be possible to exploit the fuller behaviour of the floating gate to build smaller 
or better circuits but this would require a much more extensive redesign. 
Unfortunately, due to pressure of time to the chip deadline (and also because its 
efficacy was at the time unknown), the nonlinearities were not investigated on NEMO. 
However, the Euclidean distance calculators and the multiplier were included. 
6.4.3 Programming Arrays 
Simply attaching floating gates where dynamic weight storage capacitors previously 
were in the RBF subcircuits and connecting the programming lines directly to pads 
is not difficult - and therefore these were implemented to allow direct behavioural 
investigation (pinned-out circuits) 5 . However, pinning out every floating gate quickly 
5 1t was considered expedient to incorporate into NEMO floating gate RBF subcircuits which were 
directly pinned out (like TARDIS test devices); these would allow functionally evaluation of the com-
bination of RBF subcircuits with floating gate memory in the absence of the further complexity (and 
potential fallibility) of experimental programming schemes. 
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becomes impractical for more than a trivial number of floating gates, Ti, since the 
number of access pads rises in 0(n). This has a number of serious disadvantages: 
. Wasteful use of silicon budget; designs heavily pad limited. 
• Expensive packaging costs (roughly linearly dependent on the pad count). 
• Addressing requirements not eliminated, merely deferred to board-level where 
component costs are higher. Additionally, loss of integration which impacts upon 
applicability and manufacturing costs. 
• ESD protection is difficult to implement and must be used on every addressing 
pad. 
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Figure 6.2: Pads dedicated to programming of floating gates for directly pinned-out, 
0(n), and digital addressing scheme, 0(lg(n)). 
Thus even for small networks it is not efficient to have the addressing and high 
voltage drivers off-chip. This then provides the rationale for the development of on-
chip programming circuits. These allow floating gates to be accessed by means of a 
standard digital row/column address decoder, and as such, the pad requirement grows 
with only 0(lg(n)). A comparison of these techniques is shown in figure 6.2. Single 
pads may then carry high voltages onto chips, or these may be generated on-chip using 
charge pumps (see appendix C) , whilst cell addressing may be by a standard digital 
address bus. 
Three different schemes have been proposed, designed and incorporated on NEMO 
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Three Addressable floating Gate Programming Schemes 
Figure 6.3: NEMO Block Diagram 
Figure 6.3 summarises the contents of NEMO and shows approximately their 
location on chip. There is a directly pinned-out floating gate Euclidean distance calcu-
lator cell and a directly pinned-out multiplier cell, three different on-chip addressing 
systems and some support circuits (logic level shifters) for the addressing circuits. 
6.5 Floating Gate RBF Building Blocks 
This section describes and analyses the various subcircuit designs required to imple- 
ment a floating gate RBF chip. It explores a number of issues concerned with imple- 
menting the circuits in VLSI and gives some experimental results of their performance. 
6.5.1 Revised Floating Gate Layout 
S 
In TARDIS the shunt capacitance, CA,  compromises the programming pulse coup- 
ling ratio (reducing the effective tunnelling potential for any given Vpp). It was there- 
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Figure 6.4: Cross sectional cut-away layout schematic for floating gate. 
fore desirable to reduce this capacitance. C/b is dominated by the parasitic capacitance 
between the lower (poly 1) plate of Ccon troj and the substrate (which forms a thick oxide 
transistor). By instead using the upper (poly2) plate as the floating-gate-side connec-
tion as shown in figure 6.4, this greatly reduces C1,, since the large polyl plate is no 
longer part of the floating gate. However, since it is not possible to connect poly2 
directly to poly 1, the connection to the sense transistor and tunnelling capacitor must 
therefore be through contacts to metal  as also shown. The metal 1-poly contact on the 
sense transistor is not stacked as in [96] as tunnelling is not being attempted in the gate 
oxide. 
6.5.2 Euclidean Distance Calculator 
As described in section 5.3, Collins, Marshall and Brown demonstrated that two float-
ing gates can form a non-volatile analogue Euclidean distance calculator. Despite the 
elegance of this design, it was decided to use the 'home-grown' Circuit described in 
section 2.3.1 for a number of reasons: 
In-house experience and layout existed for the cell. 
Only one floating gate was required per centre rather than two, with commen-
surate savings in addressing circuitry and iterative programming time. 
No need to generate and propagate the complement of the input, in. 
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Figure 6.5: Directly pinned-out floating gate adaption of Euclidean distance calculator 
circuit with output current amplifier. 
Circuit Design 
The complete Euclidean distance calculator circuit using a directly pinned out floating 
gate to store the centre is shown in figure 6.5. 
Hspice simulation of the distance circuit using precharged capacitors to model pro-
grammed floating gates led to an observed asymmetric distance current dependent on 
Ccontroi as shown in figure 6.6(a). This asymmetry was found to depend on a shift 
in the programmed floating gate voltage roughly proportional to the input signal, V. 
The error can be quantified by the definition 
Error = (V
ig (1/ n = 3V) - 	= 
OV) x 100% 	(6.1) 
3V(centre range) 	J 
Then figure 6.6(b) shows how the error corresponds to the magnitude of Cc troi. 
This asymmetry can be explained in terms of parasitic capacitances associated with 
the floating gate. The three sets of ratioed pair transistors in the Euclidean distance 
calculator (marked (a),(b) and (c) in figure 6.5) are shown again in figure 6.7 along 
with the sense transistor parasitic capacitances connected to the floating gate. Since 
the 'fat' transistors dominate the voltage at the node connecting the sources of the 
ratioed pair, then in the compensation pair (a), this voltage is controlled by the floating 
gate voltage itself. Similarly, this is the case in ratioed pair (b) which defines half of the 
Euclidean characteristic (ie. when l/ V19 ). Thus there are always approximately 
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Figure 6.6: (a) Hspice simulation of the distance calculator circuit response for two 
different values of Ccon troi (V19 (Vim = OV) = O.OV, 1. 5 V,3. OV), illustrating  the extreme 
asymmetry for the smaller capacitance. (b) Error in V1 9 (V2 = 3V) against Ccontroj 






















Figure 6.7: Parasitic capacitances and voltages associated with the floating gate for 
the three ratioed pairs (a),(b),(c) of the Euclidean distance calculator circuit shown in 
figure 6.5 
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constant voltages across these parasitic capacitors on the floating gate; these are not of 
concern (the drive voltage of the output current mirror covers a small range (r..i  0.2V) 
for 'distance : 0 —+ 5jA, and so again may be considered approximately constant). 
However, in ratioed pair (b), this node is controlled by the input signal, in. Thus an 
input-dependent voltage is parasitically coupled onto the floating gate distorting the 
other half of the Euclidean characteristic (ie. when 1/ ~! V19 ). This consequently 
leads to the observed asymmetry. Notice the similarity of this discussion to that of 
section 5.3. 
As shown in figure 6.6(b), the effect is mitigated by use of a larger Cc troj since 
this increases the ratio of C1 
, 
to Cparastjc . This effect did not come to light in the 
original capacitor/refresh implementation since a large centre-storage capacitor was 
already required to limit the refresh rate. A simple solution for NEMO then was to 
use a larger capacitor (3.8pF reduced the error to < 2%). This is, of course, expensive 
in terms of area, and a more application sensitive approach would have to consider 
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Figure 6.8: Typical measured output trace for distance calculator iteratively pro-
grammed to O.OV,0.5V, 1 .OV, 1 .5V,2.OV,2.5V and 3.OV 
The gain of the current amplifier across all chips tested was found to be in the 
range 43.1 — 45. 1, slightly less than the designed gain of 50.0. This is probably due to 
transistor mis-match in the current mirrors. 
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Figure 6.9: (a) Full-range functional characteristics of Euclidean distance cell, (b) 
'Zoomed' view of 'output  at the centres, V1 = V. 
Unlike the case with the capacitor/refresh circuits, the centre voltage is not known 
(it is 'hidden' on the floating gate). The value of the centre must therefore be measured 
(measurement is clearly required for programming as well as illustrative purposes) by 
inference from the observed overall circuit behaviour; whilst it would be possible to 
buffer the floating gate and directly measure its voltage, ie. Vcentre,  this would add 
to the cell size6 . One advantage of this is that the actual characteristics, rather than 
the expected characteristics of the circuit are used (thus compensating for offsets). 
However, the measurement process is more complex and the evaluation cycle is longer 
(input-space search). 
The simplest approach would be to locate the value of Vi,, which minimises 'output. 
However, for many devices this was found to be unsuitable. Figure 6.9 illustrates this 
problem using traces from two extreme chips. Although the full scale programmed Eu-
clidean characteristics (a) look fairly similar allowing for inter-chip variation, zooming 
into the detail near the centres (b) highlights the problem. Here, 'output  for one chip 
never reaches zero, whereas the other saturates for a significant range of V1 (The slight 
zero offset is inherent in the test board transresistance amplifier, not the distance cir-
cuit). 
The effect can be explained quite simply due to cross-chip variation causing the 
requirement specified in equation 2.12 not to hold true. If this is the case, (I = 0) 
is slightly different for the two ratioed pairs, a and b, since the compensation pair is 
not effective in completely removing the offset from zero at V19 Figure 6.10 
illustrates this problem schematically. 
'Recall that direct measurement would only be of use during programming and the strategy of iter-
ative programming was to avoid additional circuits for only this short phase so to minimise area. 
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Figure 6.10: Distortion of Euclidean response due to mismatch between ratioed pairs. 
The directly pinned out Euclidean distance calculator was tested on five chips. One 
behaved ideally, two had non-zero behaviour (offset 20nA and 200nA at V1 = 1.50V) 
and the other two had flat bottoms (of widths 150mV and 220mV at Vfg = 1.50V). 
This non-ideality had been obscured in the RAM-refreshed implementation of the 
circuit [1101 since there had been no similar motivation to closely observe the operation 
of the distance current about the centre point. In terms of magnitude, the effect is a 
minor one and so is unlikely to be an impediment to overall RBF functionality, it 
demonstrates the redundancy of the compensation transistors in the Euclidean distance 
calculator since this type of mis-match behaviour cannot be removed. 
It is therefore proposed that for a more compact design, that the compensation 
transistors are removed and the non-linearity circuit is replaced (as described in sec-
tion 2.3.2). 
Returning to the issue of centre measurement, A practical approach to measurement 
of the centre location had to be taken: experimental evidence showed that centres offset 
from zero were not offset by more than 0.5,iA in any cell tested. Since a large floating 
gate capacitor was used to circumvent the source-coupling problem, the Euclidean 
characteristic can be expected to be symmetric, especially close to the centre. The 
centre was therefore defined as the midpoint between the two 0.5A crossings for a 
V sweep of 0 —4 3V. This approach gives consistent results for all ideal, flat-bottomed 
and zero-offset characteristics. In practice two sweeps were used: a coarse granularity 
sweep to define the centre locus and then a fine granularity sweep in the locus to resolve 
the exact centre; this reduced the number of measurements required whilst maintaining 
maximum resolution. Recorded measurements of the 'width' between the two 0.5pA 
crossings, allowed centre estimation at the extrema (ie. --0V and '--'3V) where only 
one 0.5A crossing would occur. 
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6.5.3 Pulse Stream Multiplier 
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Figure 6.11: Directly pinned-out floating gate adaption of Pulse Stream Multiplier 
circuit. 
The directly pinned-out floating gate implementation of the multiplier is shown in 
figure 6.11. The differential stage, although not necessary as the floating gate could 
directly drive M86 , was retained to: 
• Provide buffering between the floating gate and the sum node which switches 
rail-to-rail and may be significant because of the high 9d8.  (Typical Hspice 
simulations suggested a disturbance of up to lOmV on an M,, t floating gate 
compared to lmV with the differential stage in place). 
• Increase the useful range of c/3f9 (a lower transconductance can be achieved in 
a smaller area than with a weak transistor). The illustrated scheme has a useful 
ofg range of 0 —4 3V, the same as for the Euclidean distance calculator. 
• Introduce a much more linear q 	—~ 'weight mapping to improve accuracy 
and simplify the programming algorithm. This mapping is simulated in fig- 
ure 6.12 which shows an approximately linear mapping between 0.5V and 2.5V. 
However, since programming is iterative the full 0-3V range is available for use. 
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Figure 6.12: Simulated differential stage V1 9 to I(Mset) mapping 
Functional Characteristics: Multiplier Cell 
Typical measured multiplication characteristics for a directly pinned-out multiplier are 
shown in figure 6.13(a) for a various iteratively programmed weights. Notice the 
charge-sharing 'kick' above Tin = 0. This is due to injection of charge from the 
parasitic capacitance at node b onto the explicit capacitance at node d when the switch 
transistor is turned on. Here, for 'rj, = 0, rOUt 4.68s. This zero offset, along 
with zero symmetry and output range is one of this multiplier characteristics easily 
adjustable by off-chip biases as shown in figure B.3. 
Weight Measurement 
As for the distance cell, the weight, w, of the multiplier must be inferred from obser- 
vation. w is the gradient of plotted line, 'r0 versus r. This gives rise to the definition 
	
N 	 1• 	1 
- 2 Toutij - outj - lj 	 (6.2) W_N 
r[i1-r[i-1] 
where there are N incremental inputs of Tin [11 - Tin [N]. Thus this metric scales to any 
number of test observations. The 2 simply normalises the weight range to —1 —+ +1. 
The column running down the right side of figure 6.13(a) demonstrates the target 
programming weights for the experiment. Programming bounds were set at an accur-
acy of ±0.01. In a second experiment, the multiplier was programmed for each weight 
in the range -0.8 —4 +0.8 in steps of 0.01. For each programming, the characteristics 
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Figure 6.13: Measured multiplication characteristics (a) 'r versus i for various 
programmed weights (i - ramped from 0 to 10/1s in 40ns increments), and (b) 'r 
versus the programmed weight for various Tin (w programmed from -0.8 to +0.8 in 
0.01 increments). 
were recorded and this is plotted in figure 6.13(b) which demonstrates the 2-quadrant 
multiplication characteristics in the more conventional way. Once again, the charge-
sharing kick above Ti,, = 0 is visible. 
6.5.4 Fowler-Nordheim Programming Characteristics 
Typical programming characteristics are shown in figure 6.14(a)-(b). Initialisation was 
by the algorithm described later in section 6.6. Although the V) spread across chips 
was not studied explicitly this time, tunnelling characteristics did appear similar to 
those found on TARDIS which pointed towards a run-to-run repeatability of tunnel-
ling capacitor fabrication. 
Typical programming characteristics for the pinned-out multiplier cell is shown in 
figures 6.14(c)-(d). Initialisation was also by the algorithm described in section 6.6. 
Although the characteristics are similar to those of the Euclidean distance calculator, 
they are clearly bounded between about -1 and +1, and w updates are in the opposite 
direction to Ventre  updates. Both effects are due to the action of the differential stage. 
It has therefore been demonstrated that it is possible to augment the pulse-stream 
VLSI RBF subcircuits designs with floating gates and that is possible to program the 


















0.01 0.1 	 I 	 10 
Tunnel Time [s] 
(a) 
0.1 	 1 	 10 
Tunnel Time [s] 
(b) 











5.01 	0.1 	 1 	 10 	 b.ol 	0.1 	- 	I - -- 	10 
Tunnel Time [s] 	 Tunnel Time Es] 
(c) 	 (d) 
Figure 6.14: Typical programming characteristics: (a)-(b) Vcen tre in pinned-out float-
ing gate Euclidean distance calculator, with Vce tr(0) = OV for positive pulses and 
Vcentre(0) = 3V for negative pulses, (c)-(d) w in pinned-out floating gate multiplier. 
The experiments were run in increasing I Vpp I order with a reset to Vcentre(0)  between 
each experiment. (Note that the reset voltage at V centre (0) is not shown on the graphs 
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6.6 Programming Algorithm and Accuracy 
The graphs from the previous section have already demonstrated that controlled iter -
ative programming towards a target is possible. This section outlines the method by 
which this was achieved. 
Programming proceeds then in a similar fashion to that described in section 5.3, 
with Vntre  or w   replacing I as the target value. 
Programming accuracy in bits was defined in terms of acceptable voltage bounds 
on the value of Vcentre or w. 
Defining V1 (range) as the range of floating gate voltages which form legitimate 
circuit parameters (ie. 0-3V in both the Euclidean distance calculator and the multi-
plier) then for a digital equivalence of N bits separation between targets, 
V19 (range) 
(6.3) 21T1 
separation is required between the distinct target voltage levels (eg. for 2-bit equi-
valence, 1V separation is required with voltage targets at 0V,1V,2V and 3V). Thus a 
successfully programmed floating gate may deviate from its target value by no more 
than half this separation before an incorrect level is sensed. This sets tolerances () on 
the target value of 
= >< V,r9(range) 	
(6.4) 
2 	2N_1 
Programming is an issue of short-term accuracy. Theoretically it is possible to have 
floating gate accuracy limited only by the packet of charge carried by a single electron, 
achieving very high bit equivalence by iterating interminably. This is not a practical 
goal. Real, long-term, accuracy must allow for degeneration of the stored value due to 
slow detrapping, oxide depolarisation and any leakage currents once programming has 
finished. 
6.6.1 Circuit Imprecision 
In the short-term, it is hard to distinguish imprecision from inaccuracy. To measure 
system imprecision (floating gate, distance circuit and measurement hardware), four 
Euclidean distance calculators were each reprogrammed over two hundred times to a 
randomly selected target centre. Two measurements of Vcentre were then made in rapid 
succession (attempting to eliminate any influence from long-term degeneration of the 
stored value). The spread of differences between the two measured values is shown in 
figure 6.15 distributed into lOmV separated bins. 
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Figure 6.15: Centre measurement precision for four different Euclidean distance cal-
culators. 
From this experiment it is expected that in > 95% of cases, Vcemtre can be measured 
to a precision of ±lOmV. By rearranging equation 6.4 thus 
N = ig [Vf
g (rang
e) + i] 	 (6.5) 
it is possible to give a bitwise estimate of system precision, which is typically about 
7 bits. So, for programming accuracy above about 7 bits, the immediate measurement 
may be expected to be sufficiently imprecise as to trigger a spurious target hit/miss 
response. This should not, however, detract from the programming results: the target 
must instead be considered within bounds of accuracy and limited precision, ie. that 
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Figure 6.16: Weight measurement precision for four different multipliers (L.r 
O.O4s). 
This experiment was repeated for four multipliers, as shown in figure 6.16. This 
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gives rise to the expectation that in > 95% of cases, w can be measured to an absolute 
precision of ±0.0 1. Using the multiplier equivalent of equation 6.5 
N = ig 	+ i] 	 (6.6) 
the bitwise system precision is estimated as typically 6 1 bits. This is slightly less 
precise than for the Euclidean distance calculator but it need not necessarily mean 
that the circuit is inherently less precise: the Vcentre  measurement involves two passes 
through Vin  of a large and small voltage step which may extract more information than 
the few points read to obtain w (due to the larger time overhead of having to download 
and upload test pulse widths). Clearly some of the imprecision must be apportioned to 
the measurement system. 
6.6.2 Algorithmic Improvements 
The TARDIS algorithm was tested for convergence at various resolutions by pro-
gressively selecting a random target to program towards according to 
VT - (R, mod 




where R is a pseudo-random integer. Thus programming was defined complete when 
VT 	 <VT +e 	 (6.8) centre 	- centre - centre 
Fifty targets were programmed to for each value of N in the range 1 —+ 8 bits of 
resolution. A typical programming sequence for a fairly aged device is shown in fig-
ure 6.17(a), with the mean and standard deviation for each of the fifty sequences shown 
in figure 6.17(b). 
Although programming was found always to converge correctly to the target it was 
seen that the number of programming pulses required did not exhibit a strong depend-
ency on the programming resolution. This is undesirable since it should be possible to 
choose between a fast, approximate programming and a slow, exacting programming 
dependent on the resolution requirements of the neural training or evaluation proced-
ure. The reason for this lack of dependency can be seen in figure 6.17(b). Using the 
scheme described in section 5.3, the pulse magnitude can change only in increments 
of 200mV. Since the magnitude always starts at a default value below that required 
to cause programming, most of the programming pulses are wasted as the magnitude 
ramps gradually up to one which can support tunnelling. It is this ramping, rather than 
fine tuning Vcentre which dominates the number of pulses. 
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Figure 6.17: (a) Typical programming trace using the TARDIS algorithm (program-
ming centre to 2.80V at 8-bit resolution). Each bar represents a lOOms programming 
pulse. (b) Number of programming pulses (mean and single standard deviation) re-
quired for various resolutions of programming to random targets using the TARDIS 
algorithm. (c) Typical programming trace using the modified TARDIS algorithm 
(again programming to 2.80V at 8-bit resolution). Minimum width bar represents a 
lOOms programming pulse, and represented widths are scaled proportionately with ap-
plied pulse widths. (d) Number of programming pulses (mean and single standard 
deviation) required for various resolutions of programming to random targets using 
the modified TARDIS algorithm. In both (a) and (c), the dashed lines represent 
the bounds on Vpp to prevent oxide breakdown. Notice that here during V, pulses, 
VCONTROL = 1OV (this is similar to the dual-phase scheme described later). This 
allows smaller magnitude negative pulses. VCONTROL = OV during read-out. 
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A number of modifications were therefore made to the TARDIS algorithm: 
Calculated VJ values for each cell (eg. between chips or in an array) were 
retained to allow appropriate selection of default initial Vpp magnitudes close 
to that expected to induce tunnelling. V values were able to track observed 
behaviour and thus keep up to date with aging-induced deterioration. 
I.VPP became a function of Vntre - Vcen tre rather than arbitrarily 200mV, thus 
allowing rapid magnitude increments if a significant charge transfer was re-
quired. 200mV was retained as a lower bound to allow small movements in 
Vcentre to be achieved within a reasonable time. 
If the algorithm required a Vpp magnitude increment but Vpp was at the limit 
imposed to prevent oxide breakdown, then tpp would be doubled instead. tpp 
would be reset to lOOms if the magnitude required fell back below the limit. This 
allowed aged devices to be programmed as if with a long sequence of maximum 
magnitude Vpp pulses but without the time overhead of unnecessary intermedi-
ate Vt i. e evaluations. 
Figure 6.17(c) shows a typical programming cycle with the modified algorithm, 
showing how the number of time-consuming evaluations cycles is reduced by (i) start-
ing with a high Vpp due to prior observation of Vi e and (ii) rapid increments in tpp, 
since the device is aged and Vpp required is maximal. The convergence experiment 
was repeated using the new algorithm, with typical results illustrated in figure 6.17(d). 
Clearly, not only had a resolution dependency been introduced as required but the 
number the pulses has been reduced for all resolutions, thus speeding programming 
throughout. Notice however, that this improvement is one of convenience only - since 
the 'removed' pulses were generally the ineffectual ramping ones which did not induce 
significant charge into the oxide, the aging characteristics (ie. V1 e vs. target number) 
are unlikely to have been improved. 
This algorithm was also adopted for use in the perceptron arrays. Since positive 
global programming pulses increase Q5i9  by removal of trapped charge, this leads to 
an increase in Vcen tre . However, this increase in Ofg in the perceptrons leads to a 
decrease in the w as defined earlier. Therefore the pulse polarity of the algorithm had 
to be reversed. Notice that although in both cases O19 (range) is OV -+ 3V, there is a 
direct mapping between q5j'9  and Ventre,  the less direct mapping between qij , and the 
multiplication w had to be accounted for. 
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6.7 Programming Arrays 
The pinned-out designs have demonstrated that SLy-CMOS floating gates can be used 
to successfully parameterise various RBF subcircuits. However, as discussed previ-
ously, a practical implementation of a VLSI RBF will require addressing of these 
floating gates on-chip within RBF subcircuit arrays. Since programming involves 
going beyond the normal remit of a SLy-CMOS process (high voltages, tunnelling, 
hot electrons) then, even with the experience of TARDIS as a basis, it could not be 
taken for granted that any one approach would be free from subtle modes of failure. 
As a precaution, then, it was decided to investigate three entirely separate designs of 
programming arrays in the hope that this would increase the prospects of obtaining 
successful results. The methods have been identified as: 
• High Voltage Switches 
. Dual Phase Programming Scheme 
• CHE Flash 
These will be described in turn in the course of the next three sections. 
6.8 High Voltage Switches 
This section describes how addressing the floating gates can be achieved using high 
voltage switches and how these may be implemented in SLy-CMOS. 
An obvious approach to building an addressable array of floating gates is to provide 
local high voltage' drivers at each cell which level shift from standard logic levels up 
to Vpp. This is illustrated in figure 6.18(a). To remove electrons, Vpp is switched 
onto the terminal of the tunnelling capacitor, with OV switched onto the terminal of the 
control capacitor, and vice versa for electron injection (thus capacitively pulling the 
floating gate high). 
A further reduction in cell size is possible by eschewing such binary behaviour in 
favour of a tertiary level shifter arranged as shown in figure 6.18(b). Here the output 
of the level shifter may be O,Vpp Of Vm id Vpp. 
For example, suppose that it is desired to remove electrons from the bottom right 
floating gate in this diagram. OV would be applied to column c since this is deselec-
ted, and Vpp would be applied to column d since this is connected to the tunnelling 
7Modern power semiconductor devices can handle blocking voltages of several kilovolts and source 
several kiloamps of current. However this is way beyond the tens of volts (and tiny currents) required 
to program floating gates; this is what is meant by high (ie. significantly above standard logic voltages) 
in the context of this work. 
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capacitor terminal T. OV would be applied to row b to ensure the maximum poten-
tial difference between the selected device T and C terminals; the bottom left cell is 
deselected since it has OV at both T and C terminals. Vm jd would be applied to row 
a. This would mean a potential of Vmid  between terminals C and T of the top left 
cell and —Vmid  between terminals C and T of the top right cell. Due to the exponen-
tial Fowler-Nordheim characteristics, the tunnelling current thus incurred would be of 
several orders of magnitude lower than in the selected cell resulting in negligible dis-
turbance of the deselected cells. It is easy to see how this approach could be expanded 
to an array of arbitrary size, requiring only 2/i high voltage level shifters compared 
to 2n for the localised arrangement of figure 6.18(a), where n is the number of floating 
gates addressed (this arrangement was used by Lazzaro et al [98] for programming 
SLV-CMOS floating gates for parameter storage in a silicon auditory model). 
Vmld 
j F— VPP 
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Figure 6.18: (a) Localised binary high voltage Drivers, (b) Banked tertiary high voltage 
drivers. High voltage level shifters are represented as triangles. 
However, a problem arises in the implementation of the high voltage level shifters. 
The Mietec process was designed to cope with analogue circuits running up to a max-
imum supply voltage of 12V. However, the results from TARDIS (and the directly 
pinned out NEW RBF subcircuits) suggest that voltages of up to 25V are required 
for use of interpoly tunnelling capacitors. At such voltages various CMOS breakdown 
events can occur (see appendix D). 
Fortunately, there has recently been increasing interest in smart power circuits 
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which integrate high-voltage output stages with low-voltage analogue or digital sig-
nal processing. Applications include LCD drivers, thermal printer heads, incandes-
cent lamps, telecommunications, automotive and biomedical electronics [9].  The high 
voltage stages usually require modified CMOS processes (typically requiring 2 sup-
plementary masks and implantation stages [109, 123]) which result in less readily 
available and more expensive processes. Fortunately, with motivations analogous to 
those behind SLy-CMOS floating gates, some researchers have been investigating 
SLV-CMOS high voltage stages. 
Petersen and Barlow [137] describe a method of implementing high voltage switches 
based on a pull-up circuit and pull-down device. Their design was implemented in a 
p-well process but it is straightforward to modify it to a n-well process (which is de-
scribed here). 
Pull-Up Circuit 
D 	GI 	 G2 
Figure 6.19: Schematic cross section of high voltage pull-up cascode. 
The cross-section of a pull-up cascode is shown in figure 6.19. It is required to 
keep the reverse bias of the diodes dl - d4 below the reverse breakdown voltage. This 
is achieved by having a number of p-channel transistors (two in figure 6.19) each in 
its own n-well. Only a partial VBB  drop is permitted across each transistor, such that 
the drain-well potential does not exceed the reverse breakdown voltage. Each well 
therefore is ohmically connected to the drain of the next transistor up in the cascode 
(with the top well connected to VBB)  until sufficient transistors exist to accommodate 
the entire VBB range. This method is fundamentally bounded by the well-substrate 
diode reverse breakdown voltage (> 100V in Mietec 2.4im). 
Figure 6.20 shows how this biasing is achieved in practice (a pull-down circuit 
attached to V0 is assumed for the moment, and, for convenience, VT is assumed 
to be -IV), permitting less than 12V reverse bias at any p+/n- diode; for this four 
transistors/wells are required for the pull-up circuit. The upper circuit shows the switch 
in the high position, with the control line at OV. Thus VBB = 40V can ripple down 
the cascode through all the transistors, since each bias voltage is below VBB,  thus 
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Figure 6.20: Biasing of high voltage pull-up cascode 
establishing V0 = 40V. No p+/n- diodes are reverse biased as all wells and drains are 
at VBB. The lower circuit in figure 6.20 shows what happens if the control line then 
changes to VBB  (and the pull-down circuit turns on). The transistor drains all discharge 
to about 1V above their respective bias voltages resulting in a reverse bias of 1OV or 
11V on all p+/n- diodes while V0 goes to OV. This is the low position of the high 
voltage switch. 
Notice that there is potential for gate-drain oxide breakdown in this arrangement if 
VBB is driven too high. 
Pull-Down Devices 
Since there are no p-wells to cascode in an n-well process, an alternative approach is 
needed. For this, a device approach, rather than a circuit approach is required. The 
principal limiting factor is the low reverse bias breakdown voltage of the drain which 
is due to two factors [4]: 
Junction Curvature - high curvature provokes high electric fields. 
Junction doping gradient and gate oxide thickness - lower doping increases the 
depletion region width [155], thus reducing the electric field at the pn-junction 8 , 
and also the electric field between the gate electrode-drain overlap. Additionally, 
curvature effects are much less pronounced for graded junctions [157]. 
8This is similar in principle to 'graded transistors' which are formed by the use of spacers either end 
of the gate during diffusion and allowing lateral diffusion to create a lightly doped gradient between 
source/drain and channel. Graded n-channel devices are available in the given process but only increase 
the reverse breakdown voltage over conventional n-channel transistors from 18V to 21V as shown in 
figure 5.1. 
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A technique, sometimes known as 'soft-drain' or 'lightly doped drain (LDDMOS)', 
was developed based on the design of early power MOS devices in which the well 
implant was used to provide a 'buffer region' between the n+ drain diffusion and the 
channel. The deep, lightly doped well has the low curvature and improved doping 
profile required to reduce electric field around the drain. Figure 6.21 shows the typical 
cross section of such a device. 
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Figure 6.21: Schematic cross section of n-channel LDDMOS transistor. 
Many researchers have tried to extend the LDDMOS concept to both pull-down 
and pull-up devices since the cascode has a number of problems: 
A large area overhead of multiple wells in a cascode. 
Limited by the gate-drain breakdown voltage. 
Poor for large currents because of the number of channels. 
This requires a lightly doped region in the well of the opposite polarity. Such a layer is 
available in certain processes, typically BiCMOS, although it is certainly not standard. 
A field implant (channel stop) does however exist in some processes and has been used 
as shown in figure 6.22(a). An alternative is the creation of a 'tub' by designing two 
wells closely spaced such that they underdiffuse into each other enclosing an isolated 
area of substrate [4]. However, knowledge of lateral underdiffusion characteristics 
are required to use such a tub, which is also heavily space limited. The breakdown 
of this device was inconveniently low (r..-  21V) due to its short length and laterally 
non-homogeneous doping profile. Another fundamental limitation is due to vertical 
punchthrough of the tub from drain to substrate where the wells meet (and is hence not 
very deep). A summary of SLy-CMOS high voltage work is given in table 6.1. 
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Figure 6.22: Schematic cross section of p-channel LDDMOS transistor using (a) field 
implant buffer region, and (b) p-tub. 
Authors I Process Pull-Up Device [ Pull-Down Device VBDT 
Petersen 	& 	Bar- p-well LDD-PMOS using p- 1. 	Cascode Configura- > 60V 
low [137] (1982)  well (native device) tion, 2. Lateral Bipolar  
Parpia, Salama & p-well LDD-PMOS using p- LDD-NMOS using n 50V 
Hadaway 	[135] well (native device) field implant 
(1987)  
Apel, 	Habekotté p-well LDD-PMOS using p- 1. 	LDD-NMOS using < 21.5V 
and Hofflinger [4] well (native device) n-tub, 2. Lateral bipolar 
(1989)  
Haas, Au, Martin, n-well LDD-PMOS 	using p LDD-NMOS using n- <40V 
Portlock 	& 	Sak- field implant well (native device) 
urai [70] (1989)  
Mann [106] n-well LDD-PMOS using p- LDD-NMOS using n- > 30V 




Declercq, 	Clem- n-well LDD-PMOS 	using p LDD-NMOS using n- < 75V 
ent, Shubert, Harb field implant well (native device) 
& 	Dutoit 	[47] 
(1993)  
Behrens, Finco & n-well none LDD-NMOS using n- < 160V[ 
Simas [12] (1993)  well (native device)  
Table 6.1: Selected publications on design of SLy-CMOS high voltage devices. 
tQuoted breakdown voltage of the weakest overall device in the circuit (This remark-
ably high voltage is achieved since there is no non-native devices - ie. pull-up in an 
n-well process - which tends to be the limiting factor. However their absence seriously 
limits the applications). Due to their low gain and substantial power dissipation, the 
use of lateral bipolar devices [1671 is more appropriate to applications which demand 
high current (LDDMOS techniques would be too area hungry for such applications). 
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A team from EPFL Electronics Laboratories in Lausanne, Switzerland have been 
heavily involved with SLV-CMOS devices and have designed a number of analogue 
and digital cells [47, 49, 48, 149, 10]. The process used for these circuits has a thin gate 
oxide which can only support a 5V VGS  swing. This adds constraints and complexities 
beyond that experienced by most other researchers in this field. 
Negative High Voltage Switches 
The previous discussion describes work based around the construction of positive high 
voltage switches with reference to the substrate bias. It is not possible to switch 
negative-referenced voltages on a standard CMOS chip as this will inevitably result 
in the forward-biasing of parasitic diodes. The solution here was to develop circuit ap-
proaches which circumvented the need to switch negative voltages on-chip. However, 
if switching of negative voltages was required, one approach would be to migrate to a 
twin-tub process [170] which provides both n and p-type wells (tubs). Normally this 
process is used to balance n and p transistor performance by separately optimising the 
threshold voltage, gain and body effect. However, in this process negative voltages 
with respect to the substrate can be accommodated by appropriate biasing of the p-tub. 
6.8.1 Mietec High Voltage Devices 
No high voltage work has previously been reported with the given Alcatel-Mietec 
2.4im process. From the evidence of interpoly tunnelling characteristics and oxide 
breakdown data in TARDIS, it is required to support voltages of up to only 30V. This 
is sufficiently lower than the gate oxide breakdown voltage (r  40V) that techniques of 
the EPFL group are not required although the oxide breakdown voltages were obtained 
for different biasing conditions. However, the p+ field implant mask is generated auto-
matically (by oversizing of the n-well mask) and so it is not possible to generate the 
p-layer within a well as would be required for a p-channel LDDMOS device 9 . Since 
VBB requirements are moderate and no large currents are needed, a LDDMOS pull-
down and cascode pull-up circuit were chosen as the most promising combination. 
9 Strictly, it is possible to do this since it does not involve any further masking steps, rather an ex-
tra 'NONGEN' layer must applied which disables automatic generation (using logical formulae) and 
the extra layers must be designed by hand. However access to the 'NONGEN' layer is not available 
through Europractice and must involve direct intervention at the mask shop. This detracts from the de-
sire for a layout conveniently accessible to the VLSI designer. In any case, it would introduce a further 
non-standard device (DRC-violation), introduce more scope for error and since no information (depth, 
dopant density) about the channel stop field implant is freely available, is likely to further compromise 
the chances of successful fabrication. For this reason, the cascode circuit approach is still preferred 
(EPFL devices by comparison do depend on mask shop intervention techniques). 
NEMO: Non-Volatile RBF Subcircuits and Addressing 	 147 
Lc Channel Length 20pm 
LB Buffer Region Length 12pm 
L0 Gate Overlap Length 4pm 
Channel Width 20pm 
Table 6.2: Layout geometry of LDDMOS transistor 
The geometry of this device is given in table 6.2. The sizes were selected by com-
parison to those in the literature and by study of the provided layout rules. Specifically 
the well had to be sufficiently far from the source to preclude underdiffusion or lat-
eral punchthrough, and the gate had to extend sufficiently far into the well to ensure 
channel continuity - since self-alignment is obviously lost - but not tOo far as this 
would promote gate-drain oxide breakdown [47]. Notice that since the LDDMOS 
device was intended as a pull-down element in a digital switch, the actual sizing was 
not considered to be critical provided that some leeway was allowed for slippage of 
the masks. Since the source and channel regions are the same as for a conventional 
n-channel MOS transistor, VT is expected to be approximately the same although this 
is not a requirement. 
These LDDMOS devices generate design rule check (DRC) violations: 
. N+ diffusion to N-Well spacing < 10pm (Mietec layout rule 2G)' ° 
• N+ diffusion inside N-Well not fully overlapped by N-well (Mietec layout rule 
2H). 
These rules provide some protection against accidental layout errors but do not 
impact upon mask generation; therefore fabrication can proceed directly from lay-
out without intervention of the mask shop (there would only be a problem if DRC 
violations were banned, but Europractice allows these although liability falls on the 
designer). 
6.8.2 Circuit Designs for High Voltage Switches 
Having now discussed pull-up and pull-down high voltage circuits, the requirements 
of the floating gates and the specific constraints of the Mietec 2.4pm process, a high 
voltage switch can now be presented which makes use of these designs. 
' °This rule is based on the distance between active area in the substrate (the channel) to the well edge; 
in reality the N+ diffusion is more than 10pm from the well 
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Figure 6.23: High voltage digital switch schematic. LDDNMOS transistors are rep-
resented with drawn extended drains. 
Such a switch circuit is shown in figure 6.23. The circuit acts digitally under the 
control of the standard 5V logic control CTRL and its 5V complement CTRL gen-
erated with a standard digital inverter. Either M5 pulls the left side of the switch low, 
and because of the cross-coupled arrangement, pulls the right side high or M8 pulls 
the right side low which pulls the left side high. In this way HVOUT can be switched 
between VBB and VSS . M4 and M7 are biased with HVBIAS which is such that the 
high voltage is distributed across the two transistors (HVBIAS — IVBB in practice). 
This circuit is very similar to the design by Mann [1061 (which was subsequently used 
by Lazzaro et al [98]).  However, Mann used only a single well for all the p-channel 
transistors since avalanching of drain diodes was not of concern in his process (primary 
breakdown was in the channel due to high VDS). 
Differential Stage Analogue Switch 
An alternative analogue approach was suggested by Lande but not previously im- 
plemented in silicon. It is based on a differential stage as shown in figure 6.24(a). 
As before CTRL is the digital switch control. BIASV is about mid way between 
11 	 correspondence with Tor Sverre Lande, February 1996. 
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Figure 6.24: High voltage differential stage switch schematic. 
VDD and Vss.  Thus the switch can be thought of as a normal differential stage where 
OUT1 can switch between VBB and Vss.  The matched pair are LDDNMOS and so 
support the high voltages, Mi is diode connected, so its drain is only about VT below 
the well potential; thus the only problem is the drain diode of M4: when CTRL is 
low, M5 tries to pull OUT1 low and this reverse biases this diode such that it breaks 
down. However, if the tail current set by BIASI on M3 is sufficiently low 12  that the 
breakdown current in the diode is insufficient to burn out the junction; it is the thermal 
acceleration in reverse-biased junctions which is destructive, not simply that they are 
passing some current. Thus, in comparison to the digital switch, breakdown is con- 
trolled rather than avoided altogether. Notice now, that in the switch's off state the 
conducting reverse-biased diode forms part of a potential divider between VBB and 
Therefore, while OUT1 may switch fully to VBB it cannot switch fully to Vss. 
By laying the well out such that this diode is physically distant from the well-tap, the 
well resistance can be used to further limit the reverse-bias current and so decrease the 
low-state voltage of OUT1 (This is shown as well resistance, R and diffusion diode 
Di in figure 6.24). There is a compromise to be made between well resistance and 
12 This bias was set up by a 1tA current source and a divide-by- 100 current mirror such that about 
1 OnA was expected as the tail current. This is within the weak-inversion (sub-threshold) regime of MOS 
operation where current exhibits an exponential Vcs-dependency. Thus it is difficult to mirror currents 
accurately. However, this is not important, all that is necessary is that the tail current be low - an order 
of magnitude either way about lOnA is not of significance. 
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area and latch-up immunity. Notice that this switch can only source small currents and 
changes state comparatively slowly. These characteristics are respectively sufficient 
and desirable for programming floating gates. 
Layout of High Voltage Switches 
Layout for the high voltage switches described is shown in figure 6.25. The actual 
designs are quite large and look somewhat unusual due to a number of layout precau-
tions which were taken: 
• Clearance - Substantial clearance was allowed for around the wells (drains and 
cascode stages) to allow for substantial depletion region growth on the appliance 
of high voltages. 
• Shielding - Where possible, close to active devices, lines carrying high voltages 
were run in meta12 and shielded from the substrate by metal I. Where metal 1 
was used, many substrate taps were placed to prevent surface inversion. 
• Guard Rings - High voltage switches were heavily ringed by double guard rings: 
a n-diffusion ring in the wells and a p-diffusion ring about the entire structure. 
Due to the high voltage there was a higher likelihood of high energy carrier injec-
tion into the substrate. The guard rings were intended to absorb this current and 
so prevent latch-up. (The Mietec 2.4gm process uses an epitaxial start material 
which also helps provide good latch-up immunity [170]). 
6.8.3 Experimental Results 
LDDNMOS Transistors 
The IDs-VDs  characteristics of a LDDNMOS transistor from seven different sample 
chips are plotted together in figure 6.26(a) with VDS up to 30V, in excess of the floating 
gate programming requirements. Despite the DRC violations, no faulty LDDNMOS 
transistors were found in over forty tested (either individually or as part of a switch). 
Moreover, as the figure shows, the characteristics are very consistent between chips 
providing good evidence of reliable device fabrication. The threshold, VTLddflmo$  was 
found to be about 0.9V, the same as VT. By way of comparison, the Hsp±ce model 
of a conventional Mietec n-channel MOSFET is plotted in figure 6.26(b). The higher 
transconductance of the LDDNMOS transistor may be attributable to some channel 
shortening due to lateral underdiffusion of the well. 
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Figure 6.25: Layout of high voltage switches: (a) Cross-coupled digital switch, (b) 
Differential switch. Approximate pre-shrink sizes are (a) 38Om x 245um, and (b) 
330m x 200jim 
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Figure 6.26: (a) LDDMOS Idrain,Vdrain  characteristics for transistors on seven differ-
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Figure 6.27: CR0 trace of HVOUT with VBB = 30V. 
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Cross-Coupled Digital Switch 
Figure 6.27 shows a CR0 trace of HVOUT with VBB = 30V illustrating that the 
cross-coupled digital switch can generate high voltage pulses (under the control of 
CTRL) to the extreme of the specification. One switch was used to generate 30V 
pulses with a 50% duty cycle and period of 600ms; it was allowed to run for a week 
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Figure 6.28: (a) HVOUT-VBB for VBB  symmetrical ramp and switch in on-state, (b) 
HVOUT-VBB for high VBB and switch in off-state. 
With CTRL high (switch on), VBB was ramped linearly from OV to 30V and then 
back to OV while HVOUT was monitored. This is illustrated in figure 6.28(a). With 
CTRL low (switch oft) the ramp was repeated and OV was obtained at HVOUT. This 
shows correct operation of the switch in the range r'-  5V - 30V without significant 
hysteresis. 
Although there is here no practical purpose to operating above about 30V (since 
this would result in floating gate oxide breakdown) it was interesting to observe the 
behaviour of the switch at higher VBB  values. VBB  was increased to 60V, and HVOUT 
followed it when the switch was in the on state. However, with the switch in the off 
state HVOUT began to rise above Vss as shown in figure 6.28(b). As VBB  rises, the 
reverse biased diodes in the pull-up chain begin to break down; as seen at about 60V 
the reverse bias current is sufficient that the off-state output is above 1V. Although the 
switch continued to operate successfully after this experiment it probably impinges 
upon reliability to operate at such voltages. 
Notice that due to the high VBB  voltage, transient power consumption can be high. 
If required, significant power reduction can be achieved by simple overlap-cancellation 
logic which avoids simultaneous conduction of pull-up and pull-down stages during 
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Figure 6.29: OUT1-VBB for VBB  symmetric ramp in both on and off states. 
The differential stage switch was also found to work and behaved as shown in 
figure 6.29 when a ramped VBB  was applied. Notice that with VBB above about 20V, 
OUT1 cannot be pulled to Vss  in the off-state. This is as expected since this is about 
the reverse bias breakdown voltage of the p-channel drain diode. Whilst this is clearly 
not as ideal as the cross-coupled digital switch, it should be sufficient for programming 
floating gates since it is below the tunnelling threshold, Vj e . A peculiar observation was 
made during the ramping experiment in the off-state: that the off-state OUT1-VBB 
response line at 30V (V011 in figure 6.29) fell continuously during the experiment. 
Further study showed that it was not the number of pulses but the amount of time held 
in the off-state with VBB = 30V which resulted in this behaviour. 
Figure 6.30(a) shows how V011 decays while left in a constant off-state for about 
an hour. It is not possible to wholly attribute this behaviour to junction heating in 
the breakdown diode since figures 6.30(b) and (c) show that, while some recovery 
occurs, leaving the device unpowered either overnight or for 2 days does not reset 
to the behaviour from fresh. Clearly some permanent or semi-permanent change has 
occurred at the breakdown junction although with a lOnA current limit it is difficult 
to attribute this to a specific cause. Fortunately the decay does not seem to harm the 
switch (it still runs up to VBB)  and indeed actually improves it since the switch grows 
closer to Vg with repeated use. 
"This is a common feature of class-D power amplifiers. 
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Figure 6.30: (a) Initial decay of V011 in fresh device, (b) Repeat of experiment (a) after 
leaving overnight, (c) Repeat of experiment (a) after leaving for two days. 
Yield 
Seven cross-coupled digital switches and seven differential stage switches were tested 
and all were found to function as expected. However since the sample population was 
limited 14  it is impossible to draw any real conclusions on yield in respect of the DRC 
violations. However the evidence of these results is promising. Notice too that the 
high voltages tests were found to have no noticeable effect on the other test arrays on 
NEMO. 
6.9 Dual Phase Programming Arrays 
At design-time there was no way of knowing if the high voltage switches would operate 
successfully since they depend critically on non-standard device elements which in turn 
are based on non-documented (and possibly poorly controlled) features of fabrication. 
For this reason it was desirable to look at alternative approaches to addressing a floating 
gate array in case of failure. 
Additionally, even with the evidence that such switches can be designed in the 
Mietec 2.4gm process, such designs are susceptible to process flow changes and tech-
nology migrations, and are also area hungry due to their very cautious design (although 
14 There was only one of each type of switch on each chip. 10 packaged chips were supplied from 
fabrication: 7 were tested, 2 held in reserve and one was damaged prior to test. 
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reducing size is now worth considering since their operation in principle has been 
proven). Therefore, the investigation of alternative approaches is still worthwhile. 
Thomsen and Brooke [160] describe a method which does not require high voltage 
switches and allows loop-controlled programming; unfortunately it requires a high-
gain feedback stage associated with each memory cell which can be costly in area. 
''ROG1 (+) 
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Figure 6.31: Schematic of Thomsen and Brooke's dual-injector floating gate memory 
Figure 6.31 shows the dual-injector" structure described in [160]. Terminal C is 
normally biased at the midpoint of VSS  and VDD. Two static global signals, VpRQG1 
and VPROG2,  are set-up such that if C was driven to Vss pulling down the floating 
node voltage through capacitive coupling, there would be sufficient electric field across 
injector l. that electrons would be removed from the floating node. Similarly, by driving 
C to VDD,  electrons can be injected through injector2. Thus programming can be 
controlled without having to switch high voltages. Unfortunately, since only half of 
the potential rail-to-rail voltage swing is utilised to differentiate selected and deselected 
devices, coping with the wide distribution of 11"ie I can be a problem. 
Firstly analysing the situation when electrons are being removed from a selected 
device (ie. through injector 1), then using the definition in equation 5.1, Vtunnel = 
Vpp - Vfg , the lowest possible tunnelling potential in a selected device, since Vpp is 
fixed at VpRQG1,  is when çb jr is maximal: 
Vselected(mx) = mVss + m 1 VpRoc 1 + m 2 Vp roG2  + rnax 	(6.9) 
Conversely the highest possible tunnelling potential in a deselected device is when q5j 
' 5 1n keeping with Thomsen & Brooke's terminology injector will be used instead of tunnelling capa-
citor although the terms are synonymous. 
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is minimal: 
	
l/deselected(min) = m 
/VDD - Vss
2 	
+ v85) + m 1 VpROG1 + m 2 VpRQG2 + gin 
(6.10) 
Therefore, for the dual-injector structure to function correctly, it is required for pro-
gramming of selected devices that 
VpRQG1 - mVss - mj1  VpRQG1 - Mt, VPROG2 - rnax V (max) 	(6.11) 
And for no re-programming of deselected devices that 
VpROG1 - m 
(VDD—.VSS
2 	+ Vss) 
- mt 1 VPRoGl - m2VpROG2 
om  fg zn V j(min) 	(6.12) 
Defining V1e (range) = Vj - V, then subtraction of 6.12 from 6.11 gives 
' 	VD 	Vs  —mVss - max -r m---- - m--- - m + 	~ Vj(range) 
m 








q 19 (range) 	V(range) (6.13) 
Similarly, for electron injection (ie. through injector 2), it is required that 




- O19(range) ~! V(range) 	 (6.14) 
So, if we define Vfe (range) = max. { Vj(range), V(range)}, then for correct op-
eration 
I 	IVDD — VSS\ 	 I M 
2 	
) - 
O19 (range) + Vmargin > Vfe (range) 	(6.15) 
Where orange is the total range of stored charge values which a programmed float-
ing gate may take. Vmargin is included to allow biasing selected devices above V1 e 
for faster programming and also to prevent parasitic reprogramming due to sub field 
emission threshold currents during the entire down loading period; its value may be 
defined by the application. 
It is difficult to match the constraint of equation 6.15 with the limited VDD  of SLV- 
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CMOS. TARDIS data shown in figure 5.8(c)-(d), and also more recent NEMO RBF 
subcircuit progranmiing data in figure 6.14 indicate that even eight volts differenti-
ation would lead to some disturbance of deselected cells (ie. figures 6. 14(a)-(d)show 
fast programming with Vpp = 20V and slow programming with Vpp = 12V'6 . Even 
Thomsen & Brooke might expect similar disturbance (eg. for differentiation of 6V 
in figure 4 of cite [161]). Whilst it has been useful in preceding work to talk of a 
field emission threshold, V1,, to allow comparison between different tunnelling capa-
citor designs, this distinction is based on an arbitrary value of AO fg for an arbitrary 
tpp. However dissecting tunnelling potentials into binary 'tunnelling exists' and 'no 
tunnelling' categories is not realistic: cumulative effects of small parasitic tunnelling 
currents over long programming periods (ie. the sum of tpp over all programmable 
elements) can lead to severe disturbance. FNT in SLY-CMOS floating gates cannot be 
treated as an ideal diode. 
Added to this is the inevitable impact of interdevice variability - even Thomsen & 
Brooke admit that "Strong non-uniformity of tunnelling thresholds leads to a not fully 
programmable array of devices." [160] - and aging: deselected devices with small 
parasitic tunnelling currents will not age as fast selected devices, hence the Vpp for the 
selected device must be increased to maintain programmability whilst additionally in-
crementing the parasitic tunnelling current in the deselected device. TARDIS results, 
summarised in table 5.2, show both the V1 e  population and aging characteristics to be 
widely distributed. 
If this scheme is to be made workable then the maximum possible differentiation 
in tunnelling potentials between selected and deselected floating gates afforded by the 
process voltage limitations is necessary: the partial control voltage swing of [160] is 
insufficient. Instead, full rail-to-rail switching of control is required. This demands a 
clocked, high-voltage programming waveform which is more conveniently generated 
off-chip and distributed globally (fig. 6.32). 
In this scheme each floating gate has a low-voltage digital control signal associated 
with it. As Vpp swings between its positive and negative peaks, the digital control 
swings between VDD  and Vss . Deselected devices swing in phase with Vpp, so to 
minimise the potential across the tunnelling injector while selected devices swing out 
of phase with Vpp and maximise the potential across the tunnelling capacitors. 
Now, the equivalent expressions for those of equations 6.9 and 6.10 for the dual-
injector scheme are 
%Tsezected(max) = rnVss + mtp +0' 	(6.16)  fg 
16 Simply decreasing Vpp clearly increases the tunnelling time for both selected and deselected 
devices and so does not reduce disturbance. Indeed simulation with the TARDIS programming model 
suggests that it would in fact aggravate the disturbance. 
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Figure 6.32: Dual-Phase FNT programming scheme 
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and 
Vde3ezeted(min) = m C VDD + mtV + 	 (6.17) 
which, by a similar analysis to before, leads to the expression for correct operation 
M, (VDD - Vss) - q 19 (range) I + Vmarg in > V1e (range) 	(6.18) 
which is an improvement in separability of 
	
(VDD - V55) 	 (6.19) 
The previous discussion used VDD  and Vss  to allow easy comparison with the 
dual injector scheme. However, from now, to avoid confusion with the conventional 
+OV,+5V supplies which drive the parameterised neural circuits (and for reasons of 
power conservation should not be driven at up to +12V), and to emphasise the availab-
ility for tuning, VDD - is replaced by AMAX. AMAX is thus the zero-referenced 
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Figure 6.33: Oscilloscope trace of the actual Global Tunnel signal used in the iterative 
Dual-Phase FNT programming scheme: (a) V,t, (b) VFp 
Fig. 6.32 shows the details of the signals for a pulse/measure iterative program-
ming procedure. The global tunnelling signal is shown rounded by a single low pass 
filter (in practice an RC-filter of f—MB 65Hz was used). (Figure 6.33 shows the 
actual measured global tunnelling signal as generated on the testboard described in 
section B.3.2). 
The indicated guard-band periods are in place to ensure that no parasitic tunnelling 
occurs due to the coupling of an AMAX control signal onto the floating gate whilst the 
global tunnelling signal is still low. In these guard bands, the global tunnelling signal 
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is raised to V, which is still low enough not to induce removal from devices with 
OV control lines, but large enough to reduce the tunnelling potential in devices with 
AMAX control lines (ie. mAMAX - Vh). In practice Vh == 5V was used. To 
further simplify the programming scheme the guard bands may be removed. These are 
only really necessary for high AMAX and very low Vf e  devices (typically very unaged 
devices); in practice extremely few devices were sufficiently prone to tunnelling as to 
be re-programmed by the coupled-in AMAX signal even with Vh = OV. 
Benefits of the New Scheme 
With the Mietec process' analogue VDD(max.) = AMAX = 12V, this is the maximum 
used control voltage. Thus, rewriting equation 6.18, gives 
rn (AMAX) - b19(range) I + Vmargin > V1e (range) 	(6.20) 
This improvement in separability is in excess of that required to compensate for 
the size of V1 (rarige) , so other gains can be achieved: 
• q (range) can be increased. 
• V. gin can be increased, reducing parasitic injection/removal during download-
ing. 
o m can be reduced, leading to a smaller coupling capacitor. 
• Programming can be faster since selected devices can be biased further into the 
FNT regime. 
Other benefits obtained are: 
• Only one injector per cell and only one global signal to be routed saves area. 
• The onset of tunnelling is controlled by the shaped global signal, not the sudden 
switch in bias point; use of a sinusoidal waveform can reduce oxide stress and 
limit aging. 
• Bipolar rather than unipolar tunnelling in the injector may also limit aging - see 
figure 5.40. 
The last two aspects increase window-closure endurance which is particularly im-
portant here for asperity-dominated tunnelling where trap-up is exacerbated by a thicker 
oxide and trap influence is also enhanced by field acceleration. 
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Figure 6.34: Circuit implementation schematic for dual-phase FNT programming 
scheme 
6.9.1 Circuit Implementation 
The implementation details of the Dual-Phase scheme are shown in figure 6.34(a) 
where the dashed box indicates the memory element for a single cell. The digital 
control signals, CTRLSEL and CTRLUNSEL and the address lines all run at AMAX, 
to allow passing of the correct logic HIGH levels through the two pass transistors. The 
cell selected for programming is addressed individually. This passes CTRLSEL onto 
node C of the selected cell and CTRLUNSEL onto node C of all the other (unselec-
ted) cells. CTRLSEL and CTRLUNSEL must operate in accordance with the scheme 
described in the previous section during programming. During readout, the global 
tunnelling signal and both CTRLSEL and CTRLUNSEL are LOW, zeroing the large 
coupling terms and effectively allowing ofg to parameterise the circuit. These signals 
are shown in table 6.3. 




CTRLSEL 0 1 0 
CTRLUNSEL 1 0 0 
Table 6.3: Control signals for iterative dual phase programming scheme 
Control and addressing signals are generated in conventional 5V digital logic and 
mapped into AMAX logic levels using the logic level shifter circuit shown in fig-
ure 6.34(b). Minimum length 'digital' transistors cannot be used for AMAX > 7V 
due to the danger of snapback. 
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6.9.2 Programming Characteristics 
Figure 6.35: Typical programming characteristics: cell centre versus time for Vpp 
+16V. Cell 1 is selected and initialised to O.OV. Cells 2,3 and 4 are deselected with 
centres initialised to O.OV, 1 .5V and 3.OV respectively. AMAX is 1OV. 
Figures 6.35 and 6.36 shows typical programming characteristics for the dual phase 
scheme, illustrating how a selected cell may be programmed through the range OV< 
< 3V or —1 < w + 1 respectively without disturbing the programming of 
deselected cells. As always, the speed of programming is determined by the magnitude 
of Vpp- 
To test the resolution of this scheme for the Euclidean distance calculator array, 
cell I was programmed using I/  values of 6V —* 20V, and (-6V + AMAX) —~ 
(-20V + AMAX), and the maximum disturbances in the preset values of cells 2, 3 
and 4 were measured. Programming ceased when /) traversed the entire range OV 
— 3V or when 300s of tunnelling time had elapsed, whichever was the sooner. 
V
celt(1) 	.
centre was initialised to O.OV for l/ 	and 3.OV for T.iD F . The other cells were 
ini tialised irrespect ive of I 	cU(2) 	,  centre  	.an n
U
tre 
  . ( f = 0 O 	= I 5V d 	 = 3OV. 
The maximum disturb errors are plotted in figure 6.37. Figure 6.37(a) uses the 
definition of the error as the difference between the measured value of I 	and the centre 
measured initial value: 
/ rcell(n) 	v 11 (0)) 	max. 	centre (t) 	centre I 
ceU(n) 	— I,ce11(n) (0)  1 (6.21)   = SYfl (centre  (t) centre 
Figure 6.37(b) alternatively uses the target initial value Vcell (0'T centre ' 	thus also incorpor- 
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Figure 6.36: Typical programming characteristics: multiplier weight versus time for 
Vpp = +16V. Cell 1 is selected and initialised to +035. Cells 2,3 and 4 are deselected 
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Figure 6.37: Maximum disturb error for deselected cells in dual phase Euclidean dis-
tance calculator array. (a) c d, (b) cd, 
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ating initialisation error 
__ 	
ceil(n) 	ceU(n) __ (ceIInI 	
-
veeLz (o)T x max. I1entre (t)-'Tcentre 
(0)T1 	 (6.22)db 	sgri "centre  (t) centre 
Comparison of the two graphs in figure 6.37 shows the significance of initialisation 
error for low values of AMAX. This is because cells are initialised sequentially, 
thus earlier preset cells may be disturbed because of insufficient clearance. Cell 1 
was always initialised last, thus all the other cells exhibit some degree of initialisation 
disturbance. 
. 	
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Figure 6.38: Maximum disturb error for deselected cells in dual phase multiplier array. 
(a) ada'  (b) Ed,• 
Equivalent graphs for the multiplier array are shown in figure 6.38. Notice that 
here the minimum acceptable AMAX is 5V. This is because AMAX logic levels 
control the select pass transistors, and thus need 5V to pass the maximum voltage on 
the integration capacitor onto the shared comparator input line. By comparison, the 
output of the Euclidean distance calculator cell is the voltage on the gate of a current 
mirror and this allows AMAX to run down to 3V (although in practice it would be 
ridiculous to use such a low value). 
To provide an estimate of the bit equivalent accuracy provided of both of the dual 
phase arrays, equation 6.5 was used, setting the tolerance equal to the maximum dis-
turbance error, 
=max {IfI,nE [2,3,4]} 	 (6.23) 
This is plotted in figure 6.39 for both dual-phase test arrays. 
The system precision found previously is sufficiently high so as not to obscure 
the programming accuracy estimation. Notice that this accuracy is generally worse 
than would achieved in practice as cells are unlikely to be required to be programmed 
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Figure 6.39: Bit-equivalent accuracy of dual phase programming scheme for various 
AMAX values. 
across the entire V1 (range). Notice too that all cells in the experiment were aged 
roughly equally. If an array contained a mix of very aged cells and very fresh cells, 
the accuracy is likely to be somewhat worse since the V e  differential will be larger. In 
practice, however, it is expected that cells are likely to be reprogrammed approximately 
an equal number of times. 
The slightly higher accuracy associated with the multiplier array is probably due to 
the fact that the initialised values of cells 2 and 4 are not at extrema, but at +0.75 and 
-0.75 respectively. This was done to provide a margin over non-idealities which would 
prevent the full - ito +1 weight range being available. This was not necessary for the 
Euclidean distance array and extrema OV and 3V were used. Thus the bit equivalent 
precision for the multiplier is probably estimated slightly higher than it should be. The 
use of extrema is a realistic metric since in practice it is desirable to use the entire 
available weight range. 
Tunnel Time [s] 
Figure 6.40: Typical centre decay trace 
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Unexpectedly, for AMAX above 1OV, the accuracy began to drop rather than con-
tinue to rise. This can be explained by a closer examination of the programming char -
acteristics. In the Euclidean distance array the maximum error in preset values above 
1OV is due to a drop in the value offrom its initialised value of 3V during 
traces which proceed for the full 300s duration; a typical such trace is shown in 
figure 6.40. When a large AMAX is coupled onto the floating gate, especially in con-
junction with a high /fg  (eg. 3V here), the gate voltage of the sense transistor(s) can 
become quite large. Referring back to table 5.2, the gate oxideVt for lOOms pulses 
is only 17.7V for a fresh device. Here, tpp is three orders of magnitude longer, and 
additionally the total gate oxide area/perimeter is larger than in TARDIS. Therefore 
it is likely that this is sufficient to induce non-negligible tunnelling currents in the gate 
oxide of the sense transistor which cause çbjg to fall as observed. Notice that there is 
no converse effect during V, traces as the floating gate is never driven negative with 
respect to the substrate. 
This puts a further constraint on AMAX which requires it to be carefully balanced; 
not merely pushed right to the limit of the technology: too low and poor separability 
is achieved, too high and secondary tunnelling can be problematic over very long pro-
gramming periods 17 . Here the best value for AMAX is 10V which provides a pro-
gramming accuracy of around 6 bits for the Euclidean distance calculators and 7 bits 
for the multipliers. Notice that this does not make any assumption about the retention 
accuracy. 
6.9.3 Retention Characteristics 
Having implemented very basic ESD protection on NEMO and taken greater care dur- 
ing handling and maintenance of a static-safe workbench (and avoided high voltage/current 
experiments), no catastrophic cell failures were observed". This is a very significant 
improvement over the TARDIS failure rate. 190 floating gates were fabricated on 
NEMO (19 floating gates on 10 chips). While only about half of these were actually 
tested all of these were found to operate correctly. Additionally there were no obvi-
ously leaky cells with hold times of less that a few minutes. Whilst it was not proven, 
it added evidence to the claim that the high failure rate of TARDIS floating gates was 
due to ESD problems rather than inherent in their fabrication. 
17 This constraint is also relevant to the dual injector scheme. In fact the problem is even worse as the 
poorer separability would normally promote a drive towards a higher VDD. 
18 Several cells were damaged: the whole of chip 1 was damaged before testing and three other indi-
vidual cells were destroyed as a result of a software glitch which lead to overvoltage damage. 
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Power-Up Hold 
During a power-up hold retention test, an array was first programmed and then Vcentre 
or w continually read. It was expected that this would be a more stringent test than 
the power-down hold since it simulated the conditions of constant operation under 
which hot carrier injection effects could occur. However it did require continual use of 
certain laboratory equipment which was required for other experiments and therefore 
could only be run for a few days. 
Figure 6.41 shows a hold experiment on a Euclidean distance calculator array and 
figure 6.42 shows an equivalent experiment on a multiplier array. Several similar ex-
periments were run on other chips for shorter durations and were found to produce 
similar traces (this included very aged chips; aging appeared to have no measurable 
impact on the drift rate). 
These experiments showed a very definite tendency for the programmed value to 
drift away from its original target, although the multiplier drift was always much less 
than the Euclideans drift over an equivalent period of time. Additionally, while the 
Vcentre drift was always positive, the w drift was not always consistent although in 
the majority of cases it was negative (fg  positive drift). Since the drift was very 
much smaller than for Vcgn tre  it was difficult to be categoric. Specifically, the drift was 
entirely unrelated to whether positive, negative or mixed programming pulses had been 
used to reach the initial target. 
A significant feature of these traces - most apparent in the Euclidean array but also 
visible in the multiplier array - is the fact that the drift is very much more rapid during 
the first day or so subsequent to programming; indeed the characteristics can be split 
clearly into two phases or rapid and slow drift. This is unlikely to be attributable to 
thermal effects since chips and equipment were routinely left powered up from several 
days in advance of a retention tests. 
Power-Down Hold 
The retention characteristics of the floating gates whilst left unpowered is a distinct 
issue; here signal lines are not powered and this may impact on any drift characteristics; 
additionally hot carrier injection effects should not occur. Since such experiments do 
not continuously tie up lab equipment, it was possible to investigate longer time scales 
than for power-up hold experiments. Twenty Euclidean cells (distributed across five 
chips) were programmed to random targets in the 0-3V range, removed from the test 
board and left untouched in a sealed box for exactly one week. 
Figure 6.43(a) is a histogram of the change in the measured values of Vcentre  when 
the chips were re-tested. After measurement, the chips were returned (unprogrammed) 
to the box and left sealed for a further two calendar months. Figure 6.43(b) is a histo- 
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Figure 6.41: Continuous READ operation on programmed Euclidean array: the top four 
graphs show Vcentre measurements on the four individual cells of the array, the bottom 
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Figure 6.42: Continuous READ operation on programmed Multiplier array: the top 
four graphs show w measurements on the four individual cells of the array, the bottom 
graph puts the effect of drift on the whole array into context of the overall range. 
The drifts marked in the dark boxes represent approximate floating gate drifts using 
the approximate differential stage mapping from the measured weight drifts: Lçb f , = 
—Lw. 
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Figure 6.43: Change in programmed Vcentre  for 20 cells (5 chips) over the period of 
two months unpowered. (a) During the first week, (b) Change from Vcentre  recorded at 
end of first week. 
gram of the change in the value from the one week measurement upon re-testing. 
These results mimic the power-up results: a rapid initial change in Vcentre  followed 
by a slower change. In fact the change illustrated in figure 6.43(b) is so slight as to 
be within the previously identified precision bounds. Therefore it cannot be stated 
categorically whether or not further leakage occurs after one week. 
The most likely explanation would seem to be that leakage is occurring by the same 
mechanisms as in the power-up case but much more slowly as there are no driven nodes 
within the circuit and leakage is therefore due to the gradual redistribution of stored 
charge. The impact of hot carrier injection cannot be discriminated from this result. 
Figure 6.44 shows the power-down hold behaviour of three chips over several 
weeks. The marked points are measurement events and show that the stored values 
are held over the period of several months 19 . 
Retention Failure Investigation 
The failure of the floating gate arrays to retain their programming well over prolonged 
periods of time (particularly when powered up) frustrates their application to VLSI 
neural parameter storage. While some neural algorithms exist in which a medium term 
("forgetting characteristics") memory might be useful, these are not the principal topic 
of this investigation. 
Since powered-down floating gate also show a sharp initial charge loss outwith the 
bounds expected for relaxation from TARDIS experiments, it was believed that an 
effect other than hot carrier injection was dominating this process. Fluorescent lights, 
"The noticeable slight drift in cell 1 of chip 2 is probably an artifact of measurement due to board 
recalibration rather than an actual anomaly. 
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Figure 6.44: Measurement of programmed Veen tre for 12 cells (3 chips) over a period 
of several weeks. 
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as used in the laboratory, have a significant UV content. In case this was leaking 
though the chip lids, the entire equipment was enclosed in a solid box and retention 
experiments re-run but this did not reduce drift. Additionally, programmed chips were 
placed in an EPROM UV-eraser for up to 2 hours but this did not increase drift. UV 
influence could therefore be eliminated as a cause of leakage. 
Since the crude evidence from TARDIS was of successfully non-volatile floating 
gates, it seemed evident that some change in the layout of the floating gate was re-
sponsible for the leakage effect. The only change is that described in section 6.5.2. In 
T.4RDIS, the floating gate had occupied a single layer of poly 1. However NEMO 
floating gates run through poly 1 and poly2 and are interconnected with contacts to 
metal 1. Obviously the entire structure was still notionally electrically isolated, but the 
use of such a multi-layer structure now fell under suspicion. This had not caused any 
initial concern since Lande et al had previously implemented multi-layer SLy-CMOS 





Figure 6.45: (a) Layout cross-section in vicinity of poly l -metal l-poly2 connection 
subsequent to metal  deposition, (b) cross-section subsequent to metal  etching illus-
trating leakage path between two notionally isolated metal! tracks. 
However, subsequent study has revealed a potential cause of a leakage path due 
to running the floating gate through contacts. During the fabrication process Si0 2 
is deposited over the polysilicon layers and contact cuts made to allow metall con-
nection. Physical vapour deposition (PVD) is then used to produce a metal layer 
across the entire wafer surface which is subsequently patterned by etching to the layout 
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design [105]. Further oxide layers, contact cuts and metal2 are subsequently added. 
However, although the interconnect metall is specified as aluminium, it is more 
likely to be a dilute alloy containing impurities. These impurities - silicon 20 and cop-
per in particular - are difficult to completely remove in a standard aluminium wet etch 
solution of acetic, phosphoric, and nitric acids [19]. Therefore, when further oxide 
layers are added, these may not form a perfect insulating surround to the floating gate 
but rather sandwich a narrow surface of slightly conducting material. This is illus-
trated schematically in figure 6.4521  showing how this conductive surface may lead to 
a leakage path from the floating gate. It is likely that the quality of the oxide surface 
due to impurities is a poorly controlled process feature and results are unlikely to be 
consistently repeatable. 
In the presence of such a conductive surface, Ofg will leak towards the nearest 
driven voltage line in the power-up tests. Examination of the layout showed Euclidean 
cell floating gates were very close to VDD lines which is consistent with their leakage 
behaviour. Multiplier cells were close to analogue signal lines but further than the 
Euclidean cells were from VDD;  again this would explain their variability and lower 
drift rate (higher surface resistance due to length). It should be possible to modulate the 
signal/supply voltage close to the floating gate and observe if the Ofg drift is towards 
the value set. Whilst this would provide good evidence for or against this hypothesis, it 
was unfortunately not possible practically to run the experiment for a sufficiently long 
time (and it is also probable that the conductive surface is not uniform in all directions). 
Unfortunately this fault obviously precludes any further research into the long term 
hold and reprogrammability capabilities of a properly functioning floating gate array. 
6.10 CHE Flash 
Whilst the dual-phase scheme removes the requirement for design-rule violating lay-
out, it requires a global signal which sweeps negative with respect to the substrate 22  in 
order to inject electrons onto the floating gate. Experiments with TARDIS, however, 
show that it is also possible to use CHE to inject electrons, and this requires only 
positive potentials which are below the maximum power supply rating. This gives the 
advantage of possible further future integration as it is possible to switch these voltages 
20Actually, silicon is often deliberately added to the aluminium to counter silicon consumption at 
contacts. 
21 Some fabrication processes use different etch methods, eg. electron beam lithography [170], and 
therefore this problem may not exist for other implementations 
22More precisely, the global signal must sweep negative with respect to V1 , but due to the specific-
ations of the technology this voltage is always sufficiently low that the global signal will also sweep 
below the substrate potential. 
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using normal transistor arrangements. 
The third prototype addressing scheme then uses CHE inject, FN remove. The 
high voltage FN remove wire is distributed globally and therefore does not have to 
be switched. This leads to a 'flash' scheme, where the array is block 'erased' by 
electron removal (analogous to CHE-type digital Flash memory) and then each cell is 
programmed individually by CHE inject. 
HO1UNE 
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Figure 6.46: CHE/Floating Gate Cell Component 
A CHE/floating gate cell component is illustrated in figure 6.46. M5 is the (min-
imum length) CHE injection transistor. Unlike in TARDIS, M5 does not also act 
as this sense transistor, rather the floating gate also drives the gate of M6 which is 
part of the parameterised circuit and may therefore be sized more appropriately. In-
jection occurs when HOTWR goes low and a high voltage is switched onto node 
D through Mi and Vf 9 is pulled high by coupling of on the HE-COUPLE line 
through Cctroi. During CHE inject, Mi and M5 are both on and thus form a poten-
tial divider circuit. Since M5 is intended to have a high drain voltage and a high gate 
voltage (q + C VHECOUPLE) it will thus be very conductive. Mi must be ratioed 
such that it is sufficiently conductive to pull node D high enough for CHE. A p-type 
transistor is preferred for Mi because 
. It will pass the full value of HOTLINE, up to the maximum rated supply. 
• The higher doping (due to the n-well) reduces the liability to punchthrough since 
the width of the depletion region is inversely proportional to the doping concen-
tration [155]. 
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Unfortunately the lower p-transconductance and the operating conditions make this 
transistor very wide, dominating the cell. Results from TARDIS might suggest that 
this cumbersome device is unnecessary since unselected devices would not have high 
coupled-in gate voltages (thus V19 (unselected) q1g) and would not induce any 
significant hot electron injection. Unfortunately, the M5 of unselected cells would 
still pull a very large current due to their high drain voltage if connected directly to 
HOTLINE. This would result in two problems: 
. Metal migration: HOTLINE would have to be very wide to handle the current 
requirements of a large array. 
• Breakdown protection: since HOTLINE is shared between all cells in the array it 
would be impossible to select an appropriate current limit to prevent breakdown 
for a random array state. For example, if all deselected cells have Of g = OV, 
all the current would flow into the selected cell and the limit would have to be 
set low. However, if the selected cells have 7p = 3V, these would each draw 
significant current in addition to the selected cell and the current limit would 
have to be set much higher to allow node D reach a CHE threshold. Of course 
it is possible to limit HOTLINE to less than 7-8V and omit current limitation 
- however TARDIS showed that programming with such a low drain-channel 
electric field is prohibitively slow. 
One solution might be to have M3 connect to a normally 3V signal line instead of V 8 , 
and only to pull this signal line to V,, during a CHE inject cycle, ensuring that the M5 
of all unselected cells was off. Or more involved re-design might involve paramet-
erising cells using çbjr, <VTTh . Unfortunately, TARDIS showed that the floating gates 
returned from fabrication with generally high initial Of and so this would not be suf-
ficient to switch the M5s off. TUNNEL could be initially pulsed negative to 'initialise' 
all the cells to a moderate value but this procedure is now becoming quite complic-
ated and violates the proposal of using only positive substrate-referenced voltages. For 
these reasons, the large Mi switch was retained. As used latterly with TARDIS, 
a 2.5mA current limiter was placed between the high voltage source, VCHE  and the 
HOTLINE terminal23 . 
When HOTWR is high, the cell is in read mode and V 3 is selected to couple onto 
the cell through Additionally transistor M4 deliberately discharges node D 
which otherwise might gradually discharge by sub-threshold currents in M5 depending 
on of g ; this might lead to inaccurate circuit measurements if taken immediately after a 
CHE pulse with node D pre-charged high. 
23 Observed maximum currents on HOTLINE during a selection of experiments ranged from 1 .3mA 
to 1.6mA. 
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6.10.1 Programming 
In common with TARDIS programming attempted to match V1 9 to Vdrain  by a model-
based approach. This gives (allowing a constant offset term): 
Vthe = 	( Vj r jn - Vcentre) + offset 	 (6.24) 
M,  
Notice that here, there is an unknown potential drop across both the current limiter and 
Mi. Thus Vdrajn, the voltage at node D, is certainly not the voltage applied at the input 
to the current limiter, VCHE. Thus, initially, Vdrajn is assumed to be equal to VCHE, 
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Figure 6.47: (a) Operating-range traversal programming characteristics for Euclidean 
distance cell for 100-800ms VPh,  pulses. (b) Change in Vcen tre  caused by each pulse in 
the sequence shown in figure (a) plotted against total CHE injection time. 
To test the validity of the model across the entire Euclidean cell floating-gate oper -
ating range, several cells were preset to Vcentre 3V by Vp1p Fowler-Nordheim pulses. 
They were then allowed to traverse the entire range down to OV or less by application 
of pulses of lOOms to 800ms duration calculated from equation 6.24. offset was 
held at zero for this experiment. Typical characteristics are shown in figure 6.47(a). In 
figure 6.47(b), the characteristics of figure 6.47(a) have been replotted in the form of 
change in centre, 6 Vcentre  against the total CHE inject time. Two observations can be 
made from this graph: 
1. For short CBE pulses (100ms/200ms), 6 Vcentre/Pulse is almost constant, show-
ing that the model of equation 6.24 is valid across the entire range. This is 
only valid for the shorter pulses as these approximate continuous time feedback, 
whereas for longer pulses, non-linear effects have sufficient time to become sig-
nificant between recalculations of V3 to accommodate these effects. 
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2. The total injection time required for short CHE pulses (100ms/200ms) is longer 
than for long pulses. This is directly contrary to behaviour in TARDIS and 
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Figure 6.48: Number of lOOms CHE model-based pulses required for complete tra-
versal of the Euclidean cell operating range (3V -+< OV) for a selection of different 
model offsets. 
To confirm the last point, the experiment was re-run for a range of offsets (limited 
by the requirement of keeping Vplhpl < 12V) for lOOms pulses. The number of pulses 
for complete 3V -+ OV traversal is shown for a typical run in figure 6.48. All cells 
showed an optimal offset (minimum number of traversal pulses) in the range of about — 
lv to -0.5V. This result is not surprising compared to TARDIS, when it is considered 
that Vdrajfl  is lower than VCHE,  the required target V1 9 must be consistently lower. 
Notice that this again could be adapted for real continuous time feedback by connection 
of node ® to the non-inverting input of an amplifying stage as described for TARDIS. 
6.10.2 Programming Accuracy 
To test the accuracy which could be achieved with the CFIE flash array, the algorithm 
pictured in figure 6.49 was developed. As for the Fowler-Nordheim schemes, this al-
gorithm was developed empirically from observation of programming behaviour and is 
not directly derived from any injection model. Once again the motivation was simpli-
city for easy eventual integration. Once again vague terms such as 'likely undershoot' 
and 'little change in centre' could be quantified by observation. Best results were ob-
tained by setting the 'likely overshoot' flag if the last pulse moved the centre more than 
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Figure 6.49: Flowchart of programming algorithm for NEMO floating gate Euclidean 
Array (omitting Fowler-Nordheim preset). 
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70% of the way to the target value from the preceding centre measurement, and 'little 
change in centre' was flagged if the last pulse moved the centre less than 20% of the 
way. The minimum pulse width was set at 25ms (this was required or else program-
ming became intolerably slow). Arrays were flash preset by Fowler-Nordheim pulses 
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Figure 6.51: Number of CHE pulses required to program centre to target from flash 
erase initial state. 200 trial experiment. 
Selected cells were programmed to random centre targets; two typical program-
ming traces are illustrated in figure 6.50. The number of CHE pulses required in a 
200 trial experiment is shown in figure 6.51 (excluding the Fowler-Nordheim preset 
pulse). Figure 6.52 shows the measured deviation of the programmed centre about the 
target for the same experiment. This shows a skew of deviation where > 95% of tri-
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Figure 6.52: Deviation of programmed Euclidean distance cell from its target centre 
for 200 runs. 
precision measurement). This is to be expected since it is possible to undershoot the 
target but not overshoot (since the algorithm would simply then apply another CHE 
pulse). However, by preincrementing the target before programming by about 15mV 
(ie. programming to a pseudo-target 15mV higher than the actual target) then it is pos-
sible to effectively shift the deviation axis 15mV to the left and thus introduce a better 
distribution about the actual target. This increases the bit-wise accuracy above 6.5 bits 
for >80% of trials. 
Notice however that this is significantly poorer than the performance of the Fowler-
Nordheim algorithm (see figure 6.17) for a similar number of programming pulses 
(centre evaluations). The main reason for this is the lack of ability to deal with un-
dershoot. In both the directly-pinned out and dual-phase arrays, undershooting and 
overshooting the target can be counteracted simply by reversing the polarity of Vpp. 
It is not possible to do this with a flash scheme since another Fowler-Nordheim pulse 
would re-preset the entire array and loose all previous programming. 
A second problem was found with the 'flash' method: over-erasure. During the 
Fowler-Nordheim erase, some cells are erased more than others due to the inter-device 
variability studied on TARDIS. In order to ensure that the hardest-to-erase device 
is completely preset, the easiest-to-erase device may become preset >> 3V. Since the 
parameterised Euclidean cell limits the range of floating gate voltages which can be 
distinguished, it is not possible to know exactly what this voltage is. It therefore be-
comes impossible to apply the correctaccording to the model of equation 6.24. If 
the estimated is then sufficiently poor, the hot electron current will be greatly re-
duced and programming will be very slow. Neither is it possible to simply apply a long 
CHE pulse (a secondary preset), to move the centre back into the range of measure-
ment since during this pulse the floating gate may enter the positive feedback regime 
of the hot electron curve and thus massively undershoot both 3V and the intended tar- 
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get during the long period of this pulse. Secondary preset must then consist of many 
very short CHE pulses with re-evaluations between each which introduce significant 
time overhead. This problem does not prevent 'flash' erase working, it simply makes 
it more complicated and much slower than would be desirable. 
Looking ahead to downloading a neural weight set, it might be desirable to perturb 
the downloaded weights according to a chip-in-the-loop algorithm, rather than hav-
ing to completely rewrite them for each training update. In this case, again, a 'flash' 
method is unsuitable. 
Undershooting, overshooting (hence overerasing) is a fundamental limitation of 
iterative SLY-CMOS floating gate programming: the devices are highly non-linear, 
badly matched and somewhat stochastic (due to trapping and detrapping events). No 
reasonable algorithm will be able to avoid missing targets to a certain extent and no al-
gorithm can properly preset several badly matched floating gates with a single connec-
tion. Thus the lack of bi-polar programming functionality is thus a serious deficiency. 
'Flash' block erase can therefore be concluded to be inappropriate for an iteratively 
programmed array unless the required accuracy is low. Notice however, that 'flash' 
erase can be applied if the floating gates are being used digitally (single bit accuracy is 
suitably low!) or if programming is done in continuous time (by feedback) - in a non 
weight-perturbation context - rather than iteratively, so that instantaneous events can 
be responded to immediately, rather than at the end of a programming pulse period. 
From the experimental evidence from the dual-phase array it is straightforward 
to incorporate cell-wise erase into the CHE array without relaxing the constraint on 
positive-only substrate-referenced programming; the digital logic can be reconfigured 
to couple HE-COUPLE onto of a deselected device without turning on Mi. 
Cells could then be deselected by coupling a large voltage onto the floating gate during 
the preset pulse. 
6.10.3 CHE Program Disturbance 
To determine inter-device programming disturbance, the cells in an array were preset 
and then programmed sequentially, with the programming of the last cell traversing 
the entire floating gate operating range. The centre of all cells were continuously mon-
itored through programming. Due to overerasure, preset was problematic and only a 
couple of trials were attempted. One such trace is shown in figure 6.53. As expec-
ted, the inter-device disturbance was found to be negligible (below the measurement 
precision). This is because Mi acts digitally and entirely prevents any hot electron cur-
rents (and hence parasitic reprogramming) in deselected cells. This is an improvement 
on the slight disturbance noticed in the dual-phase array; it should be noted that this 
would be reintroduced if a differential Fowler-Nordheim increment was incorporated 
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Figure 6.53: Euclidean array-wide CITE programming trial. 
as proposed. However, this would seem to be a minor cost to allow bi-polar iterative 
programming. 
6.10.4 CHE Multiplier Array 
A CHE Multiplier Array was also constructed using the multiplier design coupled to 
the floating gate arrangement shown in figure 6.46. It was originally intended to test 
this in a similar way to the Euclidean array. 
However, due to the 'companding' of the differential stage in the Euclidean array 
this would further hide the true value of Ofg  and thus exacerbate the overerase problem. 
Additionally, whilst the basic functionality of the floating gate cells would be expected 
to be the same as for the Euclidean distance array (since the programming range, OV 
to 3V, is the same) and the parameterised cell functionality is expected to be the same 
as for the dual-phase array, little additional information is likely to be gained (at the 
expense of a significant further investment of time; it was preferred to start testing 
PARAFIN instead). For this reason no experiments were done on the CITE multiplier 
array. 
6.10.5 Programming Retention 
To briefly examine the retention characteristics, the array programmed in section 6.10.3 
was held in continuous READ for just over two days. The data collected is plotted in 
figure 6.54. The rapid 1 day leakage followed by the slower leakage was found as 
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Figure 6.54: Continuous READ operation on programmed Euclidean array. 
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in the dual-phase array. This was to be expected as the layout around the floating gate 
is similar and its bias in READ mode is the same. 
6.11 Conclusions 
The work of this chapter demonstrated the feasibility of floating gate pulse-stream 
RBF subcircuits. Their programming and programming fidelity have also been in-
vestigated. Furthermore, three approaches to on-chip addressing have been shown to 
work to various degrees of success. However various implementation difficulties have 
been highlighted which would be required to be overcome. In particular problems with 
leakage have prevented any further work on long-term precision and non-volatility, so 
these questions remain open. Therefore it is reasonable to claim that two of the three 
initial motivations for NEMO have been fulfilled. 
In this section various topics which have arisen from work with NEMO are briefly 
discussed. 
6.11.1 RBF Subcircuits 
It has been demonstrated that the analogue Euclidean distance calculators and multi-
pliers developed for the RBF project are amenable to adaption to non-volatile para-
meterisation using SLV-CMOS floating gates. The network weights can be iteratively 
established with reasonable accuracy. 
A large storage capacitor has been used in the case of the Euclidean distance calcu-
lator and a buffer in the case of the multipliers, to improve the functional characteristics 
of these cells. Without a more detailed study of complete RBF performance it is not 
possible to determine whether these are essential to RBF functionality, or whether they 
may be removed to implement more compact cells. 
However it has been demonstrated that the compensation transistors in the Euc-
lidean distance calculator are not successful in the presence of inter-device mis-match. 
It has been shown how these may therefore be removed leading to a more compact 
hidden layer implementation. 
6.11.2 Comparison of Programming Techniques 
A summary of the three programming systems tested on NEMO is given in table 6.4. 
All have various advantages and disadvantages which would have to be considered in 
the context of a specific application: power consumption, layout area, process toler-
ance, external support, yield, lifetime, etc. 
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High-Voltage 	Dual-Phase Program- CHE Hash 
Features 	 High voltage devices 	Global 	programming 	
High 	drain 	voltages 
signal line and currents 
DRC Violations 	Yes 	 No 	 No 
Cell Programming Bi-directional 	Bi-directional 	Uni-directional (Flash 
erase). Can be modi- 
fied. 
Power 	Consump- 	Low 	(Can 	be 	im- 	Low 	
High 
tion (Programming) 	proved) 
Disturb 	Protection 	Good 	with 	cross- 	Fair: 	depends 	on 	Good 
of Deselected Cells coupled switch acting 	AMAX 	and 	inter- 
as local high voltage 	device variations 
driver, 	poorer 	with 
differential 	stage 
switch or with banked 
addressing  
Extensible to Feed- 	Yes 	 Yes 	 No 	
(Vf 9 (READ) 
back Programming  	Vj,(INJECT) f. 
Table 6.4: Comparison of programming systems tested on NEMO (tModificatiOfl 
to allow cell-selectable Fowler-Nordheim electron-removal would permit extension to 
continuous-time feedback). 
The high-voltage switches provide the simplest solution to programming floating 
gates; floating gates may be addressed directly using digital circuits. For best perform-
ance two switches are required to act as high voltage drivers at each floating gate (one 
on the T terminal and one on the C terminal). However the penalty for this is the large 
circuit area and the inconvenience of using DRC non-compliant layout. 
The dual-phase scheme provides a more compact and compliant alternative al-
though its resolution depends on the inter-device variability, AMAX and the array 
size (thus disturbance of non-selected cells is possible since FNT characteristics are 
not those of an ideal diode). Here the optimal AMAX was found to be -' 10V which 
may be beyond the capabilities of some other processes. This value is much higher 
than was originally expected would be necessary to cover the range of tunnelling capa-
citor behaviours (by way of comparison Diorio et al [55] implemented a programming 
array which also used a tunnelling potential differential to deselect cells; in this paper 
< 0.01% disturbance of deselected cells was reported for a differential of only 4V). 
The nature of this poor performance is not certain but it probably attributable to two 
causes: 
The large range of valid çb jr, allowed by the design. 
The large V7 distribution due both to inherent mis-match and trap-up. 
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3. The asperity-dominated nature of tunnelling. 
To expand on the third item, refer again to figure 5.15. For tunnelling from a planar 
surface, the emission probability increases over orders of magnitude for a small in-
crease in the applied electric field in the oxide (in the range of interest of r'-'  2MV/cm 
to 5MV/cm). However, for tunnelling dominated at sharp asperities (small radii of 
curvature), the emission probability has a sharp knee above which the increase in emis-
sion probability is slow. Tunnelling current can therefore not be expected to vary over 
orders of magnitude for a small number of volts change in Vt unnei. Additionally, the 
random nature of the asperities and their greater trap-up susceptibility have a strong 
impact on the second item in the list. 
This observation has important implications for design of circuits using interpoly 
tunnelling capacitors; use of a differential tunnelling potential scheme for deselection 
is likely to be poor or demand very high differential voltages to work successfully as 
shown here. If neither high voltage capabilities nor a more planar oxide 21 are available 
then an alternative programming scheme must be used. 
CHE flash allows good deselected device disturbance with a DRC compliant design 
and uses voltages within the maximum tolerance of the fabrication process which gives 
scope for total on-chip integration. The high power consumption during programming 
may be a problem in some applications and the large drain-switch transistor is certainly 
inconvenient (although this could be eliminated it would compromise reliability). Sub-
threshold CHIE injection in p-channel transistors may be an interesting alternative to 
investigate but programming has been shown to be very slow [55]. The flash erase 
scheme implemented was clearly not well suited to iterative analogue programming 
with poor device matching. It is possible to introduce cell-selectable erase into this 
system without much overhead but at the cost of reducing the deselected disturbance 
to dual-phase levels. 
It was found that the evaluation phase dominates the programming time require-
ment, and so the slightly slower injection of hot electrons compared to tunnelling is 
negligible. Depending, again, on the application it may be preferable to loosen the 
constraints on programming mode specific circuits such that floating gate voltages may 
be buffered. Evaluation time was longest on the Euclidean distance cells and since the 
floating gate in these was large to account for the coupling from the source of the sense 
transistor, it may instead be desirable to buffer it in any case. 
24 would be interesting to build a dual-phase array based on gate oxide tunnelling capacitors to 
compare their performance. 
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6.11.3 Layout 
It is now obvious that the floating gates must not run through metall since this is 
the most likely cause of the poor retention performance. This does not prevent any 
circuits being implemented but does make the layout less convenient and may impede 
integration density. Only then can a reasonable analysis of retention capability be 
sensibly attempted. 
Chapter 7 
PARAFIN: Feedback Programming 
of RBF Arrays 
7.1 Introduction 
This chapter describes the PARAFIN' chip which was developed to investigate 
continuous-time feedback programming of the floating gates in pulse-stream VLSI 
RBF arrays. This approach was interesting because it avoided the two disadvantages 
of iterative programming mentioned in section 6.3.1: slow speed and reduced lifetime 
(caused by aging due to multiple programming pulses). It was therefore desired to 
extend the iteratively programmed RBF subcircuit arrays of NEMO to incorporate 
continuous-time feedback so that they could be programmed with the minimum of 
time and charge transport such that the two approaches could be practically compared. 
7.1.1 Design Motivations 
The motivations for the PARAFIN chip were to: 
Build on the successful floating gate RBF sub-circuit arrays designed on NEMO 
to incorporate continuous-time feedback such that downloading of weight sets 
from software models can be achieved in a short time with minimum device 
degradation. 
Investigate whether the behaviour of continuous-time feedback programmed cir-
cuits are suitable for chip-in-the-loop training memories. 
Practically compare the continuous-time feedback test arrays with the iteratively 
programmed test arrays on NEMO to establish the most promising approach to 
the construction of a compleie VLSI RBF sensor processor. 
'Pulsed Analogue RBF Arrays using Fowler-Nordheim Induced Non-Volatility. 
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7.1.2 Choice of Addressing Scheme 
Due to the limited time available to design and test PARAFIN, work was initiated 
before the addressing schemes on NEMO had been fully evaluated. The Dual-Phase 
scheme had been demonstrated as functional whereas the high voltage switches and 
CHE flash array had not yet been tested. Therefore the dual-phase scheme was incor-
porated as the addressing scheme on PARAFIN and expanded to support continuous-
time feedback. In retrospect this was still a reasonable decision since the high voltage 
switches would require more area and CITE flash suffered from over-erasure. However 
both techniques would also be applicable to the continuous-time feedback circuits pro-
posed and could be incorporated with only modest changes to the design. 
7.2 Review of Programming Techniques 
Before describing the design, some circuit-based floating gate programming tech-
niques which have already been proposed are outlined briefly, along with explanation 
as to why they are unsuitable for PARAFIN. 
7.2.1 Decaying Sinusoid 
Vittoz et al [1661 propose an ingenious method based on a simple floating gate structure 
similar to the test elements on TARDIS (see figure 7.1(a)). The target value, q5j 
is applied to the TUNNEL terminal whilst a decaying sinusoid, A, is applied to the 
COUPLE terminal: 
A = IVpp exp [- (t - t0) 01 . H (t - t0 ) . sin (27rf) 	(7.1) 
where IVppl is the initial sinusoid magnitude, t0  is the programming start time, 0 is the 
damping factor, f is the signal frequency and H(S) is the Heaviside step function. 
During a rising cycle of the sinusoid, Vfg follows A by capacitive coupling until 
it reaches V + ç5. Thereafter, since the potential across the tunnelling capacitor is fe 
now Vj it is sufficient to cause significant tunnelling of electrons onto the floating gate 
preventing it from rising any further. Therefore removing the component of V1 due to 
capacitive coupling gives 
' - V + + 	- mVpp exp [- (t - 
t0 ) 01 	(7.2) Ig 	le 
Similarly, when A swings negative, V1 9 follows until it reaches Vj + cb'9 and then 
qSj9 = V e + 0f 9  + mVpp exp [- (t - t0 ) 01 	(7.3) 
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Figure 7.1: (a) Floating gate element for decaying sinusoid programming, (b) Hspice 
simulation of programming Ofq from -3V to +3V using a decaying sinusoid. Here 
Vpp = 25V, t0 = lOOms, f = 100Hz and 9 = 20. 
PARAFIN: Feedback Programming of RBF Arrays 	 192 
As t increases, A declines, tunnelling declines and then stops and so ç5j stabilises. 
At this point çbr = =This can be calculated by equating expressions 7.2 
and 7.3: 
Vfg - 	= 2mc VppI exp [- (t - to ) 9] 	
(7.4) 
If symmetric tunnelling is assumed, Vj = —Vj, then equation 7.4 can be expanded 
to give 
V + 
Vppexp[_(tto)9] = - 	 (7.5) 
Substitution of equation 7.5 into equations 7.2 (or 7.3 with Vi; = —Vj ) then gives 
(pf g  - Of, (7.6) 
which is as required. This allows Of g  to be programmed across a wide range of values 2 . 
Figure 7.1(b) shows the simulated programming of çbr using the Hspice model of 
the tunnelling capacitor developed in section 5.5. 
However, as shown with TARDIS, tunnelling asymmetry means that Vj =,A- Vj. 
Under these circumstances equation 7.5 becomes 
V + - Vfe (7.7) VppIexp[—  (t — to) 0] = 
2m 
which causes programming to halt at 
cb1g+ V+ 
Vie 	 (7.8) g 
- 	2 
Unfortunately this prevents this scheme being used with PARAFIN since 
TARDIS experiments have shown that the programming offset, 1 (Vj + 	is 
randomly distributed, of a magnitude of up to a few volts and constantly changing 
such that no form of offset cancellation can accommodate it. 
A secondary difficulty is the need to load weights in parallel since deselection of 
cells is not possible (A is globally distributed). Whilst parallel weight downloading is 
advantageous in terms of speed it presents a problem here since all OT  values must 
2Although equation 7.5 can be re-arranged to yield an exact required programming time, program-
ming need not be halted then, since no further tunnelling occurs during subsequent oscillation periods. 
In practice, it is probably easier simply to let the sinusoid to decay to low levels before halting pro- 
gramming. Note that there will be a slight capacitively-coupled fall in çbj, when OT is reset after fg 
programming (depending in magnitude on mt.) 
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be held dynamically at the TUNNEL terminal and area-intensive buffering may be ne-
cessary to prevent this node from capacitively following Vf 9 . Dynamic storage of q5 
must also be able to accommodate with precision the long programming phases (sev-
eral hundred milliseconds) due to the relatively slow speed of tunnelling. 
7.2.2 Threshold Drain Switch 
Lanzoni et al [97] describe an elegantly simple method of establishing a sense tran-





CThLO 	 I 	sense 
transistor 
Figure 7.2: Schematic of Lanzoni et al's circuit 
The floating gate is preset by applying Vpp to CTRL such that electrons are injec-
ted onto the floating gate through the tunnelling capacitor from node D (which will be 
grounded through the sense transistor), long enough until it is certain that the threshold 
has been overwritten (VT > V!(max))3 . V' is then applied to CTRL and a voltage 
ramp applied to node P. Since the sense transistor is off, the voltage on node D follows 
the ramp by capacitive coupling causing a potential to be established across the tun-
nelling capacitor such that electron removal by tunnelling begins decreasing VT. Once 
VT = V! is reached, the sense transistor turns on, collapsing the voltage on node D 
such that tunnelling then halts. Lanzoni et al have not fabricated this design but have 
demonstrated it by Spice simulation. Gotou [69] proposes a modification of this 
circuit to prevent over-erase in CHE-programmed Flash memories. 
3Lanzoni et al also describe a 4-transistor iterative scheme to increase VT towards V' so that unne-
cessary aging due to overwriting may be avoided. 
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The obvious disadvantage is that the sense transistor must be able to withstand the 
high programming voltages. This can only be achieved in SLY-CMOS by use of a 
LDDNMOS device (although, of course, this technique had not been proven at design 
time). Programming of positive 0f9 > VT as required by the RBF subcircuits would 
require programming of negative 1/!. Since negative voltages cannot be conveniently 
switched on chip, a high voltage switch would be required to disconnect the high 
voltage programming ramp connected to P for deselected devices. This, combined 
with the need for a second large coupling capacitor, could make the cell inconveni-
ently large for a dense analogue data array and matching of LDDNMOS devices may 
be poor. A more minor problem is the need to program in terms of threshold voltages 
rather than directly on 
/.j 
 or, for example, multiplier weights, which fails to exploit 
the trimming potential of feedback programming of the floating gate to implicitly elim-
inate some of the offset and mismatch errors. 










BIAS 0 M2 
TARGET 
Figure 7.3: Schematic of Diorio et al's circuit 
Diorio et al [54] propose an alternative approach using CITE. Instead of coupling 
a high voltage onto the floating gale, çb g  is preset high by tunnelling such that the 
stored charge alone is sufficient to make Vj g  support injection. Therefore simultaneous 
read/write is possible and continuous-time feedback programming can be implemented 
by switching off Vdrajfl  when a target Vf 9 is reached. 
The complete circuit is shown in figure 7.3. A high voltage is applied to the 
TUNNEL terminal to preset the floating gate with a deficit of electrons (ie. a high 
fg). The comparator circuit then drives the drain of the CHE injection transistor suffi-
ciently high to induce CHE; electrons being swept onto the gate by the high Of  which 
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is gradually diminished. Ml and M2 serve to map the high çb • into a more reasonable 
circuit voltage which appears at the OUTPUT terminal. When this falls sufficiently to 
match TARGET, the comparator flips and halts any further electron injection. 
The p-implant of a BiCMOS process was used to modify the injection transistor 
threshold voltage such that even with a sufficiently large V1 to allow injection to occur, 
the transistor itself is operating in weak-inversion, thus limiting the operating current 
dissipation. The p-implant is not available in SLy-CMOS but an alternative approach 
is to use a p-channel injection transistor [55]. Here the injection process is differ-
ent: a fraction of channel holes may collide with the semiconductor lattice liberating 
electron-hole pairs; ionised electrons promoted to the conduction band are expelled 
from the drain by the high electric field, some of which gaining sufficient kinetic en-
ergy to surmount the oxide potential barrier. To attract the electrons onto the floating 
gate, a high gate potential is required which naturally drives the transistor into weak-
inversion. The slow rate of this process means large weight changes can take tens of 
minutes. This is not attractive for the weight-downloading intention of PARAFIN 
but ideal for the gradually adaptive neural system developed by Diorio, Hasler, Minch 
and Mead (since adaptation should integrate over many presentations of inputs or sev-
eral periods of the input); in this sense floating gates are not being used as analogue 
EEPROMs but circuit elements with important time-domain dynamics [53, 55]. 
All these designs use a single pulse application to instigate programming which is 
in contrast to pulse-trains with inter-pulse evaluation. Trap-up can be reduced in this 
way since the peak electric field which occurs on a rising pulse edge occurs only once 
instead of multiple times within a single programming cycle. 
7.3 PARA FIN Programming 
Having reviewed some alternative approaches to continuous-time analogue program-
ming of floating gates it is possible to assess some desirable qualities for the design of 
PARAFIN: 
• Accommodation of tunnelling asymmetry and inter-device mis-match. 
• Accommodation of aging due to trap-up to a reasonable extent such that multiple 
programming cycles are available for Cit trimming before window closure. 
• Easy selection/deselection such that individual elements may be trimmed and 
sequential weight downloading is possible. 
• Feedback based on parameterised cell output (eg. weights, centres) rather than 
explicitly on cbf g , eliminating some of the offset and mismatch error. 
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Fast weight downloading. 
. Limited cell size, with the avoidance of LDDNMOS elements. 
The last point requires that feedback circuit elements are distributed between sev -
eral RBF subcircuits rather than at each individual cell. This results in a semi-parallel 
implementation of weight downloading (eg. by column). Thus the speed of download-
ing must be traded off between the overall chip size. For PARAFIN, a completely 
serial approach has been taken for simplicity, although this may easily be expanded if 
desired. 
	
o a 	v .. 	 . 
Programming 
)) 










CTRL_D 	 C coupie 
Vs S 





0 	 It 	 2ir 
I I I 
Preset 	Program 
Phase Phase 
Figure 7.4: Dual-phase FNT continuous-feedback programming scheme signals 
Figure 7.4 shows how the control signals of the iterative dual-phase programming 
scheme are modified for continuous-time feedback. Instead of pulses, a continuous 
waveform is applied to the global signal line sweeping Vgzobaj between V, and 
(here it is shown as an offset sinusoid for the purposes of clarity). Programming is a 
two stage process: 
1. During the preset phase [0 —~ ir], Vgjobaj sweeps down to V. Control of deselec-
ted devices remains in phase with Vgjobal  and thus remained biased at V while 
selected devices are biased out of phase at AMAX. This establishes an electric 
field in selected tunnelling capacitors only, sufficient that electrons are injected 
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onto the floating gate, so: 
Of, -* 5f g (1) <çb 	 (7.9)fg  
where 	is the lowest value of Of  which a programmed device may take up fg 
and still validly parameterise the RBF subcircuit cell. 
2. During the programming phase [7r -+ 27r], VgLobal sweeps up to Vpp , with control 
of deselected devices following to AMAX. Control of selected devices remains 
out of phase and so biased around V3 . Now electrons are removed from selec-
ted devices until = çb where çb is the target value of cb19 such that the 
parameterised RBF subcircuit cell exhibits the correct output value of weight, 
centre, etc. Upon reaching this stopping condition, the control of the selected 
cell switches to follow that of the deselected cells. The actual switch point de-
pends on the characteristics of the tunnelling capacitor and q5. 
During the programming phase, V is applied to terminal C as would be the case 
during read-out, so provided Ctunnej << C1 (ie. a very small mt): 
thPROGRAM VPROGRAM , READ VREAD 	 (7.10) 
19 
So the behaviour of the parameterised circuit connected to the floating gate can be used 
to determine the stopping condition for programming. Thus continuous feedback can 
only be applied to the electron removal operation; this is why the preset phase exists 
- to add surplus electrons to the floating gate if required such that 
OT  can always be fg 
attained by the removal of electrons. This basic concept is illustrated in figure 7.5 for 
the case of a multiply/accumulate array. 
In practice, obtaining a sufficiently small mt is not a trivial problem. It did not mat-
ter much in NEW because VgLobal  was always zeroed for the interpulse re-evaluations 
but this is not possible during continuous-time operation. To give an indication of the 
magnitude of this problem, consider a NEMO-sized tunnelling capacitor of 46fF and 
a floating gate with a large total capacitance of lpF. Here Mt is 0.046, which means 
that V,t, = 24V would cause V1 , to be .-..' 1.1V higher than Of g due to capacitive 
coupling. Correct operation requires that V1 9 = Ofg during the programming phase. 
Capacitive coupling then leads to a large offset (which would vary between devices 
due to different values of Vgjobal  at the stopping condition). It may even be sufficient to 
push the parameterised cell well out its operating range thus producing invalid results. 
This problem is common to the previously described continuous-time programming 
circuits in decreasing order of seriousness: 
1. Lanzoni et al [97]: not only the tunnelling capacitor, but the drain capacitance 
of the sense transistor are connected to V, during programming (measured 
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Figure 7.5: Concept of feedback-based dual-phase programming for array of multi-
pliers. The comparator trips when 'weight = 'weight' deselecting the selected cell and 
halting any further programming. 
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threshold offset 2V). 
Diorio et al [54]: the drain capacitance of the injection transistor is connected to 
the high drain voltage required for injection, but this capacitance and this voltage 
are smaller than in Lanzoni et al's case. 
Vittoz et al [166]: the tunnelling capacitor is connected to 01 which would be fg 
removed after programming. However this is likely to be a small voltage, smaller 
than the tunnelling or injection programming voltages and so the effect is even 
smaller. 
A simple solution was taken here: Ctroj was increased from lpF to 2pF and 
Ctunnei reduced to 3.8fF by minimising the tunnelling capacitor to the form of two 
crossing minimum polysilicon strips. This reduced mt to 0.0019, meaning the V p = 
24V would cause V1 to be '-' 45mV higher than qf9  due to capacitive coupling. 
However, notice also that the V(min) required to program q 9 is likely to be in 
excess of, say, 18V in all cases. This decomposes the offset into a -35mV systematic 
offset and only -lOmV random offset. While this makes the offset tolerable it is not 
an ideal solution due to (i) the area overhead of Ccontroi, and (ii) programming a large 
capacitor through a minimum tunnelling area is both slow and prone to rapid aging 
due to a concentration of charge transport. Clearly this is a matter which could benefit 
from further study. 
7.4 PARAFIN Floorplan 
To test the programming scheme introduced in section 7.3, the test chip PARAFIN 
was designed, comprising three test arrays for each RBF subcircuit: Euclidean dis-
tance calculator array, multiply/accumulate array and non-linearity array. In addition, 
a second multiply/accumulate array was included which did not contain the differential 
stage thus significantly reducing the cell size. These designs will be described in the 
following sections. 
A complete floorplan block diagram for PARAFIN is shown in figure 7.6. 
7.5 Feedback Programming of Euclidean Array 
The PARAFIN Euclidean distance calculator cell is shown in figure 
774•  The ad-
dressing scheme is the same as for the NEMO test array. 
'The compensation circuit was included in the design but is not shown here for clarity. As discussed 
in chapters 2 and 6 this circuit has been found to be redundant and would be removed in future design 
iterations. 
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Figure 7.7: PARAFIN Euclidean distance calculator cell 
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Instead of the large floating gate capacitor used in NEMO, a smaller capacitor 
was used with a source-follower to buffer the voltage and so eliminate drain coupling. 
While this did not significantly reduce the overall cell size and required an additional 
signal voltage to be generated, the reduction in capacitor meant a reduction in charge 
to be injected during programming. This should lead to both faster programming and 
reduced trap-up. With NBUF set at 1V, 
/j 
ranged from 1V to 4V to cover the same 
centre range as in NEMO. 
Programming by feedback was based on the currents in the two ratioed pairs. In 
the preset state, surplus electrons have been injected onto the floating gate such that 
çb1g (preset) 	j9(min) < (7.11) 
where OT is the target */j required to set up the desired centre location, centreT. 
With the input set to centreT, centre < in and current will flow in the left ratioed 
pair, turning on M6. As q5j(= centre) starts to rise with the removal of electrons in 
the program phase, the current in M6 will start to fall. Ideally, when centre = in, both 
M6 and M10 will be off, and then M10 will turn on as centre continues to rise. As 
seen in section 6.5.2, the centre may be non-zero but, as figure 6.10 demonstrates, the 
centre can always be defined as the point where centre and in are equal. 
Thus feedback programming is based on deselecting the selected cell when the cur -
rents in M6 and M10 become equal. This is detected by a simple current comparator 
based on stacked cascode current mirrors [62] (high speed operation [131] is not im-
portant since FNT is relatively slow); Switches SW1 and SW2 at each selected cell 
create current mirror connections of M6 and M10 into the comparator. CTRL1 is used 
to put the array into Write mode by switching the currents of the selected cell into the 
array current comparator. 
A complete schematic of the Euclidean distance calculator feedback programming 
array is shown in figure 7.8. The circuit may operate as shown in figure 7.4, or, as 
described here, with the intervention of external logic to prevent unnecessary preset 
phases (ie. when centre(0) < centre') reducing aging and speeding programming 
(using low-pass filtered Vpp pulses instead of a continuous global signal). 
Initially the array is assumed to be in read mode (with inputs CTRL1 = 0, 
CTRL2 = 1 and LATCHCTRL = 0. The two NOR gates consequently couple 
OV onto all floating gates via CTRLSEL = CTRLUNSEL = 0). The sequence of 
programming events is then as follows: 
1. Apply the target centre voltage to the input and assert CTRL1. This connects 
the selected cell to the array current comparator, the output of which, DIR, 
defines the initial state of the cell. If DIR = 0, the initial stored centre value 
(centre(0) = q g (0)) is higher than the target centre and preseting is required 
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Figure 7.8: PARAFIN Euclidean distance calculator feedback programming array 
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to add surplus electrons (since programming involves the removal of electrons 
from the floating gate). If DIR = 1 the initial stored centre value is already 
lower than the target centre and no preset is required. 
2. If DIR = 0 and preset is required, then this is achieved by the following Se-
quence of actions: 
DIR is latched so that when CTRL2 is now asserted, AMAX is applied 
to the CTRLSEL line and coupled onto the selected floating gate. Deselected 
cells are unchanged (CTRLUNSEL = 0). The centre value is now even higher 
due to capacitive coupling and so DIR remains at 0. 
Vglobal swings low such that electrons are injected onto the selected cell's 
floating gate. The voltage differential imposed by the coupling of AMAX en-
sures that negligible injection occurs at deselected cells. Although the stored 
centre now decreases due to the injection of electrons DIR does not flip since 
the coupling effect of AMAX is much larger. 
After a predetermined period CTRL2 is deasserted and the cell state (DIR) 
is re-evaluated to verify a successful preset. If verification fails (DIR still 0, 
which implies that the stored centre is still higher than the target centre) then 
it is assumed that trap-up has reduced the number of electrons injected during 
the preset period such that preset is incomplete. V, is therefore reduced by 1V 
(whilst within predetermined limits to prevent oxide breakdown) and the preset 
is repeated. The preset is repeated until either successful (DIR = 1) or the 
device is deemed failed due to trap-up (Vip  cannot be reduced without violating 
oxide breakdown limits). 
3. The selected cell may now be programmed since the centre is now less than the 
target centre (DIR = 1). Programming may now be achieved by the removal of 
electrons. This is accomplished as follows: 
DIR is latched so that when CTRL2 is now asserted, AMAX is applied 
to the CTRLUNSEL line and coupled onto deselected floating gates. The 
selected cell's floating gate remains unchanged (CTRLSEL = 0). 
Vglobal swings high such that electrons are removed from the floating gate. 
The differential voltage imposed by the coupling of AMAX ensures that neg-
ligible removal occurs at the deselected floating gates. centre increases due to 
the removal of electrons from the selected cell's floating gate. When the stored 
centre reaches the target centre, DIR flips to 0 causing CTRLSEL to flip to 1 
through the NOR gate. This effectively makes the selected cell become deselec-
ted and negligible further electron removal occurs. The capacitive coupling of 
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AMAX onto the selected cell's floating gate will introduce strong hysteresis 
which prevents instability in DIR. 
(iii). After a predetermined period CTRL2 is deasserted and the cell state DIR 
is again re-evaluated to verify successful programming. If the centre has not 
reached the target (centre < centre  - (, where (is a preset tolerance to com-
pensate for capacitive coupling of Vpp through the tunnelling capacitor during 
programming; ( = lOOmV), then Vpp is increased by 1V, again to compensate 
for trap-up and the programming phase is repeated. If programming is unsuc-
cessful and Vpp is at the maximum limit, then the device is deemed to have 
failed due to trap-up. 
Based on experience with earlier chips 1(min.) was set to AMAX - 27V, and 
V1t(max.) was set to 27V. 
The following table describes the sequence of events during programming using 
pseudo-code notion (a -* indicates a signal transition). 
PARAFIN Programming Control Pseudo-Code 
[[ Description Controls/Inputs 
On-Chip Signals 
— CTRL1 =0, CTRL2 =1, DIR = X, 
1 Read Mode LATCHCTRL =0, CTRLSEL =0, 
Vglobal = 0 CTRLUNSEL =0 
2 Select Cell ADDRESS = {ROW,COL}  
3 Apply Target in = centre 
1 	0' 
if centre(0) > centre 
4 Evaluate Cell CTRL1 -+ 1 DIR 
State I if centre(0) < centre T 
5 Preset 	Re- If DIR = 1 no preset required: go 
— quired? to step 18.  
6 Latch 	Cell LATCHCTRL -+ 1 - 0 - 1 
State  
T Apply Guard V910b01 	+ l$p 
Band  
DIR =0, 
CTRLSEL —* AMAX, 
8 Assert Preset CTRL2 -+0 CTRLUNSEL =0, 
Mode centre -*>> centre  
9 Preset Vy jobal -+ V 	for duration tpp centre decreases due to electron in- 
________________________________ jection 
10 Apply Guard VglobaI 4 V$ p I Band 
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PARAFIN Programming Control Pseudo-Code 
- CTRLSEL -+ 0, 
11 Deassert Pre- CTRL2 -4 1 CTRLUNSEL = 0 
set Mode  
12 Reset Global Vylobal 	0 
Line  
( 	0, 
I 	if centre(0) > centre  
13 Evaluate Cell DIR -4 ç 
I State ' I. 	f centre(0) <centre i T 
14 Verify Preset If DIR = 1 preset is complete: go 
to step 18.  
15 Decrement 
Vip by IV  
16 Check 	New If 	< T(min.) device has 
— V failed: HALT.  
17 Repeat Preset Go to step 6  
18 Latch 	Cell LATCHCTRL —)1 — 0 Q — 0 
State  
19 Apply Guard V9jobaj 4 Vjp 
Band  
DIR= 1, 
20 Assert 	Pro- CTRL2 —* 0 CTRLSEL =0, 
- gram Mode  CTRLUNSEL -+ AMAX 
21 Program Vgjobaj 4 Vp+p  for duration tpp centre increases due to electron re- 
moval 
centre = centre T, 
Programming DIR - 	o, 
- Succeeds?  CTRLSEL -+ AMAX 
22 Apply Guard V, -4 V, 
Band  
23 Deassert Pro- CTRL2 -+0 
CTRLSEL =0, 
CTRLUNSEL = 0  — gram Mode 
24 Reset Global Vg,ob0j 	* 0 
Line  





26 Evaluate Cell CTRLSEL = 0, 
- State  CTRLUNSEL -+ AMAX 
27 Verify 	Pro- If DIR = 0 programming corn- 
- gramming 
I 
 plete: go to step 32.  
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PARAFIN Programming Control Pseudo-Code 
28 Reset in = centre" 
centre 
29 Increment 
'11 Vpp+ 	I.. u 
30 Check 	New If V, > V(max.) device has 
- l p+p failed: HALT  
31 Repeat 	Pro- Go to step 18 
gramming  
32 Reset 	Read CTRL1 -+ 0 
Mode  
















RLUNSEL ______________________________________________Cr RLUNSEL  
(a) 	 (b) 
Figure 7.9: Signal timing diagrams for the PARAFIN Euclidean distance array. (a) 
Preset Phase (b) Program Phase. 
Figure 7.9 shows timing diagrams corresponding to the scheme described. The 
shaded area in figure 7.9(b) represents the indeterminate transition time corresponding 
to the flipping of DIR when centre reaches centre T. This specific point depends on 
centre  and the characteristics of the tunnelling capacitor in use. 
7.5.1 Experimental Results 
Figure 7.10 shows measured traces from the Euclidean distance cell array with centres 
programmed using the feedback circuit, demonstrating basic functionality. Figure 7.11 
shows CR0 traces measured during the programming cycle showing the control signals 
being generated on the board and input to the chip, and the buffered DIR response of 
the array. 
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Figure 7.10: Measured traces of Euclidean distance cell programmed to 
0,0.5,1,1.5,2,2.5 and 3V centres. 
Disturb Protection of Deselected Cells 
Before examining the programming performance in detail, the disturb protection of 
deselected cells was measured since this was an issue of concern with the Dual-Phase 
arrays on NEMO. Cell 1 was continually reprogrammed to pseudo-random 8-bit 
targets (equation 6.7). Cells 2,3 and 4 were initially programmed once to cover the 
0-3V centre range and then not programmed again. Figure 7.12(a) shows how the 
programming of these cells decays as the programming trials of Cell 1 proceed. A 
strong correlation between sharp decays in the centre values and increments in V,t, 
(figure 7.12(b)) is apparent and shown boxed. This indicates a more severe disturb 
degradation than was expected from NEMO results. 
This behaviour may be traced to back to the reduction in size of the tunnelling ca-
pacitor to reduce m t . Both the surface area and perimeter have been greatly reduced 
from the values used in TARDIS. In fact the overlap perimeter is as short as that of 
a TARDIS underlapped tunnelling capacitor. It is therefore believed that the num-
ber of sharp asperities has been greatly reduced, resulting in the higher V and VTp  
magnitudes which are observed to induce tunnelling (higher than expected to support 
the 1V step in cb1g (range) to accommodate the source-follower). Referring again to 
figure 5.15, this higher bulk electric field increases the range of 'bluntness' over which 
tunnelling currents have a reduced electric field dependency and so greater disturb 
current may be expected due to the larger number of blunter asperities. 
Here it was found that disturb protection increased with increasing AMAX, rather 
than peaking at AMAX = 10V as found on NEMO. Therefore the maximum 
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0.50V to 1.00V 
Programming 	0.50V to 2.50V 
0.50V to 1.50v Programming 
0.50V to 2.00V 
Figure 7.11: Measured CR0 traces of control signals and DIR responses during four 
(overlaid) programming cycles. 
PARAFIN: Feedback Programming of RBF Arrays 	 209 
3 
2 









0.) 	 ..... 
100 50 	200 	25 300 	350 400 
Trials [index] 
(a) 
Figure 7.12: (a) Measurement of 3 deselected cells during repeated reprogramming 
of selected Cell 1, (b) Vpp incrementation during repeated reprogramming of selected 
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Figure 7.13: Measurement of 3 cells during repeated reprogramming of all cells, Cell 
1 to a random target, Cell 2 to 0.15V, Cell 3 to 1.50V and Cell 4 to 2.85V. AMAX = 
12V. 
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AMAX, 12V, was best for this array. The change from a 3 p-channel to a single 
n-channel sense transistor is probably important in reducing parasitic gate current. Not 
only is the injection area reduced but any contribution due to SHE is likely to be di-
minished due to the lower substrate doping [126]. 
Thus the only two possible ways to reduce the disturb error were to 
Always use AMAX = 12V. 
Reduce tpp from 2 seconds. tpp had originally been set so long to compensate 
for the increased IVJ I of the minimal PARAFIN tunnelling capacitors. However, 
in the majority of programmings, programming could be achieved during the rise 
time of V,, the reset of the 2 seconds contributing only to parasitic reprogram-
ming currents. tpp was therefore reduced to lOms. The control PC was used 
to permit a second pulse of lOOms and a third of 2s if necessary (verification 
failure) before increasing I VV j to accommodate the small number of program-
mings which required long programming times. In practice these were large 
centre swings across the entire weight range, unlikely to occur often in Cit. 
Of course, a simple method to eliminate the disturb error is to re-program all cells 
in the array at each trial iteration. This is demonstrated in figure 7.13 which shows 
much improved stability of the 'unchanging' cells. Of course, the disturb error gives 
an ultimate bound on the acceptable size of a single array, which from figure 7.12(a) 
is a few lOs of elements. This is not a particularly severe restriction since it is already 
desirable to partition the chip into small arrays or neural columns which can be pro-
grammed in parallel. 
Programming Endurance and Accuracy 
To determine the programming endurance and accuracy of the feedback scheme, 4 cells 
of an array were continuously programmed. An error function, Error = centre - 
centreT, was used to monitor performance. As can be seen in figure 7.14, about 500-
1000 programming trials could be reasonably completed (depending on the cell) before 
the error increased substantially due to the inability of an increase in Vpp to accom-
modate the effects of trap-up without causing oxide breakdown (the device is then 
considered a failure). Since the error is negative, this suggests that Vt is the limiting 
voltage in this case as centre continually undershoots centre T .  Although random pro-
gramming is not worst-case' it is worse than would be expected for CIL, where small 
changes in centre values would be more likely. 
5Worst-case programming would involve programming centre in the sequence OV,3V,OV,3V,... to 
ensure maximum charge transport through the tunnelling oxide. 
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Figure 7.14: Programming error in 4 randomly programmed cells over a contiguous 
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Figure 7.15: Histograms of the programming error for 4 Euclidean distance cells in an 
array over first 5(X) reprogramming trials. 
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Centre Bounds [+1- V] 
Figure 7.16: Achieved bounds around centre  obtained by programming 4 Euclidean 
distance cells in an array over first 500 reprogramming trials. 
Figure 7.15 shows the distribution of errors for the first 500 trials (ie. before any 
cell fails). There are slight systematic offsets but the achieved centres are reasonably 
equally distributed about the centre Ts.  Figure 7.16 shows how these distributions map 
into the probability of programming within specific bounds, showing greater than 5 bit 
equivalence (6 < ±0.0484) in more than 90% of trials. 
It was found however, that the distributions shown in figure 7.15 masked a data 
dependency in the mean of the error distributions. This is highlighted in figure 7.17 
which shows low centre  values tend to overshoot while high centre  values tend to 
undershoot. Since this behaviour is the opposite of what would be expected due to 
capacitive coupling through the tunnelling capacitor, it is more likely due to inherent 
asymmetry within the circuit. 
A significant source of mis-match may be cross-chip variation in the two arms of 
the switched current mirrors which feed the current comparator since these 'matched' 
transistors may be some physical distance apart. It may be interesting to explore a 
voltage-mode design which explicitly compares the centre generated by the source-
follower with centre  since this this removes the transistor matching requirement of 
the current mirror approach. 
7.6 Feedback Programming of Multiplier Array 
Like the Euclidean distance calculator array, the multiplier array on PARAFIN is 
similar to its predecessor on NEMO. However, as mentioned in section 7.4, there is 
also a second multiplier array which does not have the differential stage between the 
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Figure 7.17: Distribution of programming error for targets at the two extremes of the 
programming range (all four cells). 
floating gate and the PWM multiplication circuit. Since a linearized mapping between 
tIJfg  and 'weight  is no longer important, the case for such a large component in each cell 
is considerably weaker. Therefore an array both with (SSYN array) and without this 
stage (DSYN array) were included to test whether its removal was acceptable. 
Figure 7.18 shows the two multiplier cells. Here, the currents through transistors 
M6, and M7, J, Kirchoff sum at node (I), yielding a 2-quadrant 'weight  current 
through transistor Ml 1 performing a 2-quadrant multiplication with PWM input T as 
before. M 1 is used to connect node to INIT_VOLTS when both M8 and Ml 1 
are off to eliminate the charge-injection induced offset about zero observed with the 
NEW multipliers. fi is generated on-chip: 
= ('r1 V CTRL1) 	 (7.12) 
To set 'weights  it must be copied from the cell into the array current comparator 
through transistor switch M8. However, to simplify the comparator, a single quadrant 
weight current is required. Therefore a copy of 'zero  is Kirchoff added using transistor 
M9, matched to M6. This yields a cell output current of 
'weight = 'weight + 'zero = 21zero - 'set 	 (7.13) 
which is always non-negative. 
As seen in figure 7.19, the feedback control circuitry is very similar to that used 
in the Euclidean distance calculator array. However, in the Euclidean array centre  
was presented as a voltage to the cell input (using an external 8-bit voltage digital-to- 
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Figure 7.18: (a) Multiplier circuit with differential stage, (b) Multiplier circuit without 
differential stage 
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Figure 7.19: PARAFIN Multiplier feedback programming array 
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analogue converter). Here, '.,ht  is a current which is more conveniently developed 
on chip using a current digital-to-analogue converter. Such a component had already 
been designed by Mayes [110] for use in dynamic current mirror multipliers, and the 
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Figure 7.20: Measured current DAC characteristics for five chips 
Figure 7.20 shows some characterisation results for the fabricated current DAC on 
5 chips biased to perform the function 
Input Data 
1iA 	 (7.14) 
10  
There is a slight gain variation between the chips due to mis-match which is similar to 
that reported in [110], but the operation was considered adequate for testing the mul-
tiplication arrays. Note that 'out  is amplified by ratioed current mirrors for extraction 
off-chip. The on-chip range was 0 —+ 6uA; 1,16ght was multiplied five times by ratioed 
current mirrors at the input to the current comparator for an equivalent range. 
The sequence of events during programming is similar to those for the Euclidean 
distance calculator array, although, as for NEMO, V,t, application results in a de-
creasing w compared to an increasing centre in the Euclidean array. In this case final 
verification fails if w > w  + < weight > + < zeta > where < zeta > is 9 for 
the SSYN array and 15 for the DSYN array. The larger < zeta > requirement in the 
DSYN array is because of the greater transconductance of Mset compared to the entire 
differential stage in the SSYN array. In the SSYN array (range) = 0 —* 3V, but in 
the DSYN array (range) = 0 - 2V. Therefore capacitive coupling of Vglobal  has a 
proportionately larger influence on w. 
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7.6.1 Experimental Results 
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Figure 7.21: Measured multiplication characteristics (a) 'r0 versus Ti,, for various 
programmed weights (Ti,, ramped from 0 to 1 Ops in 40ns increments), and (b) T0t 
versus the programmed weight range for various Ti,, (w programmed from -0.8 to 0.8 
using 1 bit increments of the digital latch data). 
Figure 7.21 shows measured traces from the DSYN array with weights programmed 
using the feedback circuit, demonstrating basic functionality. Both SSYN and DSYN 
arrays exhibited equivalent multiplication characteristics, both with the 'kick' about 
zero seen on NEMO (figure 6.13) eliminated. 
Weight Mapping Characteristics 
In contrast to the Euclidean distance calculator may where Vc7e'ntre  is applied directly, 
wT is applied indirectly in the form of a current, Ijght,  which in turn is represented 
as the digital input to the on-chip current D/A converter, <weight> T . downloading 
to function correctly, a simple linear mapping is expected between <weight> and 
w which should be ensured both by the linearity of the D/A converter, the Kirchoff 
summation in equation 7.13 and the programmable range of the multiplier 6 . 
Figure 7.22 shows some measured results for both the SSYN and DSYN multiplier 
arrays. Both arrays showed reasonably good linearity over the programmable weight 
range, although in some cases the differential stage bias current (SSYN array) or the 
zero current bias (DSYN array) had to be altered by up to 1A from its designed 
value to trim the mapping offset to the correct range. However this trimming refers to 
60early, since feedback is based on the value ofII,ight  rather than Of g , in the SSYN array the 
linearity of the differential stage Vf 9 to I(Mset) mapping does not impact upon the linearity of the 
<weight> to mapping other than to bound the possible range of 
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Figure 7.22: (a) Typical measured digital <weight> to w mapping in SSYN array, 
(b) Typical measured digital <weight> tow mapping in DSYN array. 
chip-to-chip variations, and intra-array mapping reproducability was good in all chips 
tested. An approximate mapping function could therefore be introduced: 
w = 2 (<weiht >\  
255 	) 
Which may be conveniently re-arranged to determine the format for weight download-
ing: 
<weight >= 127.5 (w + 1) 	 (7.16) 
(rounded to the nearest integer). 
Disturb Protection of Deselected Cells 
Figure 7.23 shows the disturb protection performance of the tests arrays while cell I is 
programmed to a different randomly selected target at each trial. The use of reduced 
tpp shows a much improved disturb protection in figures 7.23(a) and (c) over the Eu-
clidean distance calculator array, with hundreds of reprogrammings of cell 1 possible 
for negligible degradation in the programmed value of cells 2-4. 
Figure 7.23(b) and (d) demonstrates repeated reprogramming of cell I in conjunc-
tion with repeated reprogramming of the same initial values for cells 2-4. Experiments 
terminated when cell 1 could not be properly reprogrammed due to trap-up failure. 
The original weight set of cells 2-4 was then preserved over hundreds of cycles in 
the SSYN case, and thousands in the DSYN case. The reason for the longer DSYN 
operation is due to the reduced (range). This reduces the maximum required 
during programming and so permits many more cycles (due to logarithmic nature of 
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Figure 7.23: (a) SSYN Array disturb performance: deselected cells 2-4 programmed 
once at trial 0, (b) SSYN Array disturb performance: all cells programmed at each 
trial, cells 2-4 programmed to the same value each trial, (c) DSYN Array disturb per-
formance: deselected cells 2-4 programmed once at trial 0, (d) DSYN Array disturb 
performance: all cells programmed at each trial, cells 2-4 programmed to the same 
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trap-up) before it reaches the maximum limit. However, as can be seen in figure 7.23(d) 
the reduced range impacts on the precision of repeated reprogrammings. 
Programming Endurance and Accuracy 
As for the Euclidean distance array, the cells of a SSYN and DSYN multiplier array 
were randomly programmed across the entire weight range to determine endurance 
and programming accuracy. As figure 7.24(a) shows, the SSYN cells could sustain 
about 900-1300 programming trials before the weight error became unreasonable. This 
endurance behaviour is better than for the Euclidean distance array cells since although 
the same çb1g (rarige) is used, it is 0-3V as opposed to 1-4V and so a lower maximum 
is required to overcome the stored charge. 
Figure 7.24(b) demonstrates that the reduced 0(range) of the DSYN array sus-
tains a much higher endurance of upwards of 4000 cycles (approximately an order of 
magnitude better than for the SSYN array). Again this is due to a smaller O 19 (max) 
resulting in a smaller maximum V since the valid çbj range is approximately only 
0-2V. 
Figure 7.25 shows the error distributions over the programming trials for both ar-
rays. As expected, the SSYN array shows a tighter distribution than DSYN due to 
the larger çb(range). Both arrays exhibit a positive offset tendency due to capacitive 
coupling. This effect was hidden in the Euclidean array due to data dependency of the 
distribution, but no such dependency was found for the multiplier arrays. Figure 7.26 
shows how these distributions map into the probability of programming within specific 
bounds, showing greater than 4 bit equivalence ( < ±0.0588) in more than 90% of 
trials for both arrays. Due to its tighter distribution the SSYN array approaches 5 bits 
equivalence. 
Mapping Endurance 
Since I V11  I is allowed to grow within fixed bounds to accommodate trap-up, the offset 
due to capacitive coupling through the tunnelling capacitor will change as the device 
ages. This may have some impact on the mapping characteristics. 
However, as demonstrated in figure 7.27, since mt has been minimised then the 
actual shift in the mapping is sufficiently negligible to be ignored. In the case shown, 
after 5200 cycles, cell 1 of the array has been aged more than the other three cells and 
cannot be programmed across the entire w(range). 
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Figure 7.24: (a) Programming error in 4 randomly programmed SSYN array cells over 
a contiguous series of trials, (b) Programming error in 4 randomly programmed DSYN 
array cells over a contiguous series of trials. 
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Figure 7.25: Histograms of the programming error for 4 SSYN multiplier cells and 4 
DSYN multiplier cells in an array. The SSYN results are over 350 trials, the DSYN 
results are over 4000 trials. 
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Figure 7.26: Achieved bounds around w   obtained by programming 4 SSYN cells and 
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Figure 7.27: Typical measured <weight> to w mapping in DSYN array which was 
deemed to have failed after 5200 cycles due to trap-up. 
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7.7 Feedback Programming of Non-Linearity Array 
The fourth test array on PARAFIN contained the non-linearity functions which form 
the final component required for implementing a complete non-volatile pulse-stream 
VLSI RBF implementation. 
7.7.1 Circuit Description 
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Figure 7.28: (a) Non-linearity cell distributed at each dimension of each centre, with 
output comparator. (b) Non-linearity weight storage cell: floating gate memory and 
buffer for each centre. 
Figure 7.28(a) shows the non-linearity circuit cell which is distributed at each di-
mension of every centre in the RBF hidden layer. 'dist  would normally be the output of 
the Euclidean distance calculator cell although here it is generated externally since the 
two test arrays had been kept separate. The voltage mode output of each non-linearity 
cell in the centre is averaged on the non-linearity column using the distributed load 
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implementation proposed in [110]. This voltage is then pulse-width modulated using 
a comparator and non-linear ramp as for the multiplier. This PWM signal forms the 
output of the hidden layer. 
Since in this implementation the centres are designed to be radially symmetric, the 
width of the non-linearity in each dimension should be the same. Therefore there is a 
single Of g  parameter for each centre which sets the width in all dimensions. For feed-
back operation, çb j  is buffered by a p-type source-follower as shown in figure 7.28(b) 
so that multiple centres may be switched between a single feedback circuit. The 
source-follower also allows the Ofg (range) of 0-3V to be stepped up by Vdd - Vi a, (eg. 
IV) such that a conventional comparator circuit [3] may be used (ie. with inputs more 
than a threshold from either power supply). A slightly larger floating gate capacitor 
(3pF) was used since the floating gate voltage was not required locally but had to be 
distributed along an array of non-linearity cells; the larger capacitor provided a higher 
signal immunity from parasitic coupling onto the distribution wire. 
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Figure 7.29: PARAFIN Non-linearity feedback programming array 
The complete programming array is shown in figure 7.29 which implements the 
non-linearity portion of two 2-dimensional centres. Again the control circuitry is very 
similar to that already used for the Euclidean distance calculator array and the two 
multiplier arrays. A 0-3V target voltage is applied (through an external D/A converter), 
and mapped to 1-4V by a p-type source-follower identical to those used in the non- 
PARAFIN: Feedback Programming of RBF Arrays 	 226 
linearity weight storage cells. 
The sequence of events during programming is also similar to the preceding arrays. 
Vt,, application results in an increasing Vdth  (defined in figure 7.29). Final verifica-
tion fails if Vdth < VwLth -  ( < width > - < zeta > where < zeta > is 9 (ie. 
the same size (but opposite sign) as used in the SSYN array since q5 (range) is the 
same)). 
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Figure 7.30: Measured non-linearity characteristics for centres programmed to 
<width> of 025(widest),050, 100,125,150,1 75,200,225,250(narrowest). The trace 
has been mirrored about the y-axis. 
Figure 7.30 shows typical measured traces from one of the non-linearity cells pro-
grammed to a variety of widths. 
7.7.3 Width Mapping Characteristics 
Since the non-linearity function is an arbitrary transistor characteristic, there is no clear 
metric for it (ie. nothing analogous to sigma in a Gaussian non-linearity) as there was 
for centre locations or multiplier weights. For measurement purposes, a metric was 
introduced which is equal to the width (in microamps) of the non-linearity at half of its 
maximum height (this required pre-calibration of an array to determine the maximum 
and minimum possible PWM outputs). 
A typical mapping measured using this metric is shown in figure 7.31. The map-
ping is unexpectedly close to linear for <width> values of less than 200. This 
is not a requirement but may be convenient for determining the optimal non-linearity 
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Figure 7.31: Typical measured <width> to width mapping for a non-linearity test 
array 
width. Presently no algorithmic procedure has been developed for this calculation. In 
the RAM-refreshed RBF [110], the width was selected simply by training on a large 
set of possible widths (ie. the same width for every centre) and then selecting the best 
RBF so created. 
7.7.4 Disturb Protection and Programming Endurance 
One centre was selected and randomly programmed across the entire width range 
whilst the other centre was held at a preset value. The programming performance 
of the first centre began to degrade after only ' S-' 150 cycles, before any disturbance 
was evident in the other centre. This behaviour was consistent across a number of 
chips tested. Despite having the same o19(range) as the SSYN array, the observed 
endurance was only about a third of the number of cycles. 
This behaviour must be attributable to the only design change in the floating gate; 
the move from a 2pF to 3pF capacitor. This is because the larger capacitor re-
quires a greater number of electrons to be transported through the tunnelling capacitor 
oxide. This greater fluence will inevitably lead to more trapping per cycle and this 
trapping will be at the smaller number of asperities which supports tunnelling (due to 
the smaller tunnelling capacitor) therefore leading to a more rapid aging of the device. 
The increase in Ctroi  size is therefore detrimental to the floating gate operation and 
should be reviewed in future designs. 
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Figure 7.32: Measurement of centre 0 (dimension 0) and centre 1 (dimensions 0 and 
1) during repeated programming of centre 0. 
7.7.5 Programming Accuracy 
Since the <width> to width mapping is non-linear and the number of endurance 
cycles is comparatively low, it is not possible to make a comparison of accuracy sim-
ilar to those of the previous test arrays. However, as shown in figure 7.32, a reasonable 
level of programming precision is visible when 3-bit random programming (ie 8 dis-
tinct targets) is used. Note also in the figure that no significant disturb error occurs in 
the deselected centre. 
7.8 Suggested Future Work: Offset Compensation 
It has been found undesirable to resort to a large floating gate Ccontroi capacitor to limit 
the influence of parasitic coupling of Vglobaz  through the tunnelling capacitor as this 
reduces the endurance of the memory. A better approach would be to develop some 
form of offset compensation technique which would allow the Ccon troi to be reduced 
in size. 
An obvious approach would be to store the target voltage dynamically and allow 
it to track Vgjobaj  through a capacitor coupling ratio, Int , the same as for the floating 
gates. This can be shown to work in simulation but is probably impractical since it 
is difficult to copy mt exactly in the presence of real parasitic capacitors, especially 
when the tunnelling capacitor is comparatively small. Any error in mj will be greatly 
magnified by the large amplitude of Vglobal. 
An alternative approach is suggested in figure 7.33. Here a number of compens-
ation capacitors, n, are provided (shown here with n = 4). These capacitors are 
matched to the tunnelling capacitor (capacitor matching on chip tends to be good [681). 
Vcompensation is another external voltage which is globally distributed. When Vgzobaz  line 










Figure 7.33: Parasitic coupling-compensated floating gate circuit design 
runs positive (ie. 	Vc pensation tracks it in the relationship: 
Vcompensation 
{ 
V0 - ; Vgioi at during programming 	 (7.17) 
V0 	during preset and read mode 
where V0  is a default initial voltage. Using this arrangement, the component of the 
floating gate voltage due to coupling of Vglobal  is cancelled out for any value of Vj. 
The division of Vglobal across n compensation capacitors ensures that Vcompensation is 
sufficiently low that no tunnelling occurs in the compensation capacitors. n must be 
chosen to be sufficiently large and V0  sufficiently small to prevent parasitic tunnelling 
(including in deselected cells where AMAX will be coupled onto the floating gate 
through Cctroi)  and to limit the shift in çb • due to the continuous application of static 
voltage, V0 , during read mode. The values n = 4 and V0 = +4V are suggested as good 
values. Using the floating gate dimensions of TARDIS and NEMO, this would 
result in a çb19 (range) shift of - IV due to Vo in read mode, and Vconzpensation would 
range from 4V to about -3V during programming which provides adequate margin 
against reprogramming deselected cells. Of course, if a larger area is available n may 
be increased to further enhance this margin and reduce the Ofg (range) shift. 
Unfortunately there was no further time available to investigate the issue of offset 
compensation further. 
7.9 Retention 
Because PARAFIN was submitted to fabrication before the retention failure on 
NEW had been observed, the same floating gate layout (ie. with poly-metall con-
tacts) was used. This was expected to result in similar leakage behaviour and this was 
indeed what was found in a small number of power-up retention tests. 
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Array Ofg  (range) Ccontroi Mm. Endurance Failure 
Euclideans 1V - 4V 2pF > 500 cycles V, limit 
SSYN OV - 3V 2pF > 900 cycles both limits 
DSYN OV - 2V 2pF > 4000 cycles VT 	limit 
Non-Linearities OV - 3V 3pF > 150 cycles VFp limit 
Table 7.2: Summary of feedback programmable RBF subcircuit arrays performance. 
Minimum endurance is defined as the minimum number of random reprogramming 
cycles before an unrecoverable preset or programming verification failure in the worst 
cell of the worst chip tested. 
Some of the floating gates were sensed by n-channel transistors, rather than p-
channel transistors as was the case with NEMO, and this was not found to result in 
any significant change in the retention behaviour. This supports the suggestion that 
SHE injection is not a major component in the leakage behaviour during power-up 
retention testing. 
7.10 Discussion 
The test arrays on PARAFIN have demonstrated that it is possible to download 
weights to RBF subcircuits using continuous-time feedback to halt the programming. 
Typical programming times per weight are lOOms or less which is much faster than for 
iteration and therefore more practical for Cit trimming. However this is at the expense 
of more complicated circuits and consequently larger area. Programming accuracy is 
also less than can be achieved with a large number of iterations. 
Table 7.2 summarises the performance of the various RBF subcircuit arrays tested. 
Due to both the limited time and limited number of samples, the endurance figures 
quoted should be treated with some caution. However, two observations are clear: 
endurance is extended by both a smaller q (range) and a smaller floating gate capa-
citance. In both cases the reason for this is the reduced amount of charge through the 
tunnelling capacitor resulting in less trapping and slower aging. Determination of the 
smallest possible range and capacitance is therefore an important consideration which 
must be made in any future development of these circuits. Preferably, offset compens-
ation will be investigated as an alternative to using a large floating gate capacitance. 
However, even without modification, the endurance is sufficient to implement the 
same Cit training which was performed on the RAM-refreshed RBF demonstrator 
chip [110]. Here, the hidden-layer weights (centre locations and non-linearity widths) 
were loaded onto the chip only once, and Cit was only performed on the output (mul-
tiplier) layer. A large learning rate was used and only a few tens of epochs (with 
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batch-mode LMS updates) were required. The SSYN and especially the DSYN array 
results suggest plenty of margin is available for this operation. However, the limited 
reprogrammability of the floating gates does exclude use in sensor processing applica-
tions which require frequent complete recalibrations. 
It may be possible to implement C1L with parallel capacitor (volatile) storage, only 
transferring the final weight set to floating gates at the end of training. However, this 
would add significantly to area and would probably not entirely preclude the need for 
some CIL training using the floating gates since offsets and inaccuracy in the transferral 
are inevitable. 
Chapter 8 
Discussion and Conclusions 
8.1 Introduction 
The original objectives of the project were detailed in the list on page 3. In this con- 
cluding chapter, progress made towards these aims is discussed followed by a more 
general discussion of the appropriateness of SLy-CMOS floating gates for non-volatile 
weight storage in analogue VLSI ANNs. 
8.2 Experimental Observations and Conclusions 
Three test chips were successfully designed and fabricated during the course of this 
work. Most of the project objectives can be straightforwardly assigned to specific 
chips. The discussion in this section will therefore be partitioned by chip. 
8.2.1 TARDIS 
Summary 
TARDIS comprised a number of SLy-CMOS floating gate test structures. The em-
phasis of interest was on corner, edge and poly2-poly 1 overlap FNT enhancement be-
haviour in interpoly capacitors since these were reported as the 'best' tunnelling struc-
tures in the literature available at the time. Experiments were carried out to test these 
enhancement effects and compare enhanced FNT with gate oxide tunnelling and with 
CHE injection. An Hspice tunnelling capacitor model was developed, and iterative 
programming of a floating gate current reference and Euclidean distance calculator 
were demonstrated. 
Conclusions 
The TARDIS test chip demonstrated that analogue floating gate memories with inter -
poly tunnelling capacitors were feasible in the available SLy-CMOS process, and that 
they could be successfully programmed using bi-directional FNT. Tunnelling voltages 
were a few volts beneath oxide breakdown voltages but high enough to cause damage 
to CMOS diode structures. 
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• Corner and edge dependency was investigated by the use of a number of test 
structures of various peripheries and numbers of corners. Neither feature was 
found to be significant. However poly2-poly 1 overlaps did appear to reduce the 
required tunnelling potentials by a few volts. The optimal design of interpoly 
tunnelling capacitor is therefore one consisting of a poly2-poly 1 overlap but 
without the need for area-hungry long peripheries of elaborate multi-cornered 
layout. 
• A large random spread of tunnelling thresholds, rapid trap-up and observations 
of other researches suggested that the tunnelling current was most likely con-
centrated at surface asperities, although the exact nature of this behaviour was 
unclear - specifically the action of the poly2-poly 1 overlap. The issue of plate 
area in the tunnelling capacitor has not been satisfactorily explored primarily 
because early literature described a tunnelling current concentrated at specific 
layout features and not distributed across the bulk of the capacitor plate. A fu-
ture experimental study of this aspect may be worthwhile. 
• Bi-directional FNT was also investigated in the gate oxide of the floating gate 
sense transistor. Despite the thinner oxide, tunnelling thresholds were higher 
than for interpoly tunnelling capacitors. This is explicable by the higher quality 
of the gate oxide, since its smoother injection surfaces are not prone to asperity-
related electric field enhancement. Similarly, a reduced trap-up was observed. 
However, the initial inherent spread of tunnelling thresholds was actually worse 
than for the interpoly tunnelling capacitors, perhaps due to significant oxide 
thickness gradients. 
• C1-IE was investigated as an alternative injection mechanism. While there was a 
straightforward, if extremely non-linear relationship between tunnelling poten-
tial and current (ie. higher voltages, higher currents), CHE injection required 
balancing drain and gate voltages to achieve best performance; even when this 
was done (by use of a simple system model) programming was still about an or -
der of magnitude slower than FNT. High currents were generated by the injection 
biases, and current limiting precautions were necessary to prevent permanent 
damage in many cases. 
• An ENT model was developed by fitting parameters to the Fowler-Nordheim ex-
pression. The predictive power of this model was limited since it (i) did not ex-
plicitly incorporate trap-up, and (ii) did not attempt to account for the distortion 
to the Fowler-Nordheim expression by the asperities. However it was demon-
strated as sufficient for simple evaluation modelling of future floating gate RBF 
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subcircuit designs during programming. The complexity of CHE behaviour was 
better suited to a piecewise database approach. 
• Finally, analogue programmability was successfully demonstrated in two simple 
circuit applications. Some initial drift was observed in the programmed value 
but good long term stability over 1 year was seen. Rigorous retention testing 
was deferred due to uncertainties over ESD damage. 
8.2.2 NEMO 
Summary 
NEMO comprised RBF test subcircuits, and three different schemes for addressing 
and programming the floating gates used to store network weights in the RBF sub-
circuits and subcircuit arrays: high-voltage switches, the 'dual-phase' programming 
scheme and the 'CHE flash' programming scheme. Experiments were carried out to 
determine the suitability of the SLy-CMOS floating gates for weight storage within 
the ANN subcircuits and to compare the performance of the three floating gate ad-
dressing/programming schemes. The iterative programming algorithm developed for 
TARDIS was upgraded to implement an automatic weight downloading system ana- 
logous to that of ETANN. 
Conclusions 
During design, it was found to be remarkably easy to convert the RBF subcircuits 
developed for capacitor refresh to use floating gate storage; a floating gate is, after all, 
simply a non-leaky capacitor. Whilst such a direct replacement did not take advantage 
of the full functionality of floating gates, being instead simply a fixed gate voltage 
reference, it meant a rapid migration from preceding designs and, in some cases, direct 
re-use of cell layout. Successfully addressing and programming the floating gates, 
however, was a more difficult undertaking. 
• High-voltage switching in SLy-CMOS has already been demonstrated by other 
researchers. Such switches were also found successful here in the available fab-
rication process, and a novel configuration was also demonstrated as successful 
although less ideal than the established design since the switch could not be 
fully turned off. Despite DRC-violations, fabrication reliability appeared to be 
promising. However the area requirement was significant (although this may be 
improved to an extent in future by a less cautious approach to protection cir-
cuitry). 
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• A more compact, and DRC-compliant, circuit design called the 'dual-phase' 
scheme was demonstrated to be successful given sufficiently high control signal 
voltages to provide a high tunnelling potential differential allowing for disturb 
errors in deselected cells over a large time or number of programming iterations. 
The relatively high potential differential required was unexpected given the ex-
ponential tunnelling current dependency on tunnelling voltage predicted by the 
Fowler-Nordheim equation. However, the believed asperity-dominated nature 
of tunnelling greatly detracts from the validity of this equation leading to a re-
duced voltage dependency. Asperity-dominated tunnelling oxides are therefore 
not desirable for use with a potential differential tunnelling scheme. Use of high 
control voltages is not an ideal solution since gate oxide tunnelling and/or SHE 
injection in the sense transistor is induced. Also, this behaviour demonstrated 
that whilst the Hspice ENT model developed using TARDIS is adequate 
for modelling programming (ie. large tunnelling potentials), the behaviour of 
deselected floating gates (ie. low tunnelling potentials and parasitic tunnelling 
currents) is not adequately encapsulated. 
• Programming with switched CHE was also possible but required large currents, 
cumbersome current surge protection and large drain switches. Injection re-
quired algorithmic optimisation based on knowledge of the present floating gate 
charge making 'flash' erase techniques awkward since programmed charge may 
be outwith the sensing range of read-out circuits (over-erasing). 
• Iterative programming of the RBF circuits was possible using the algorithm mod-
ified from TARDIS. However downloading of weights was slow, not necessar-
ily because of the algorithm but because of the time overhead of evaluating the 
intermediate states of the parameterised cells. Direct measurement of floating 
gate voltages through a buffer would reduce this inter-pulse evaluation time but 
at the expense of larger circuits and reduced implicit trimming. 
The algorithm was tested with up to 8-bits precision during download. However, 
it is suspected that there is subsequent rapid drift in the programmed value fol-
lowed by gradual decay over long periods of the stored data which would de-
grade this value. The extent of this effect was undetermined since these intrinsic 
effects were overwhelmed by a relatively fast leakage, probably due to a thin 
conducting layer between two oxide layers. Floating gates must be kept within 
a single polysilicon layer and not run through contacts. 
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8.2.3 PARAFIN 
Summary 
PARAFIN comprised RBF test subcircuit arrays which could be programmed by the 
dual-phase programming scheme. The circuits themselves had been modified to al-
low continuous-time monitoring of a circuit parameter during FNT programming and 
feedback circuits exploiting this monitored parameter were designed to allow program-
ming of RBF parameters within a single cycle, rather than a number of pulse iterations, 
speeding up downloading and reducing aging through trap-up. 
Conclusions 
Despite problems with higher tunnelling potentials probably induced by a redesign of 
the tunnelling capacitor, the RBF arrays in PARAFIN could be successfully pro-
grammed and re-programmed lOOs or even 1000s of times (sufficient for CTh). Device 
failure was due to trap-up limiting the programming range and so may be considered 
more graceful than abrupt oxide failure which causes immediate and irrecoverable loss 
of network characteristics. Programming precision was generally better than 5-bits 
equivalence which is believed to be sufficient for recall mode operation, although the 
effects of short and long term drift remain undetermined for the same reasons as on 
NEMO. Batch-mode CTh should be used to limit the weight downloading (still much 
slower than capacitor refresh) and to allow reprogramming of all cells in an array at 
each epoch to prevent accumulation of disturb errors. Alternatively the dual-phase 
scheme could be replaced with high-voltage switches to remove this source of error. 
8.2.4 Project Summary 
Overall, the project has succeeded in pursuit of the three specific goals described in the 
abstract: 
SLy-CMOS floating gates have been found feasible, analogue programmability 
has been demonstrated, conclusions on layout optimisation drawn and a model 
constructed which gives a reasonable description of tunnelling currents at high 
potentials. Good yield of floating gates was obtained (ESD allowed for) despite 
DRC-violation of poly2-poly 1 overlaps. 
Floating gates have been interfaced to RBF subcircuits with minimum changes 
to the RBF library cells, and programming schemes demonstrated which can 
accommodate the high voltages, currents, device mis-match and device aging 
inherent in the floating gate memories. 
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3. Modified RBF circuits have been demonstrated which can be programmed by 
continuous-time feedback which allow setting of non-volatile parameters on-
chip in a way which is as transparent to the user as analogue capacitor storage, 
if somewhat slower. 
These results allow optimism that, if desired, a complete RBF chip can be con-
structed which can be automatically set up and trimmed by CIL in a manner similar to 
the volatile RBF chip demonstrated by Mayes [110]. 
Amorphous Silicon Comparison 
Since the examination of SLy-CMOS floating gates in this work was largely prompted 
by difficulties in previous work with amorphous silicon (a-Si:h) non-volatile pulse-
stream ANNs [80], it is worth comparing the two devices here. 
Some attributes of the two memory devices related to the context of this work are 
listed in table 8.1. Poor manufacturability severely affected the practicality of a-Si:h 
and it clear from the table that in its present state SLy-CMOS floating gates outperform 
a-Si:h resistors in most respects. Although deselection of a-Si:h resistors is easier 
because programming depends on high voltages and currents rather than simply high 
voltages, the need for a milliamp rated switch transistor detracts from the benefits 
of simpler circuitry. Additionally the other principal benefit, programming speed, is 
denigrated by the unreliable and unpredictable programming characteristics. As was 
seen with NEMO, the long iterative programming times are dominated by inter-pulse 
state evaluations rather than pulse widths themselves; the erratic a-Si:h characteristics 
would most likely make programming slower than for SLY-CMOS floating gates. 
Until the yield, consistency and reliability of a-Si:h can be markedly improved it 
can be reasonably argued that SLY-CMOS floating gates offer a much more convenient 
analogue memory device in terms of availability and convenience. 
Iteration versus Feedback 
NEW and PARAFIN demonstrated both iterative and feedback analogue pro-
gramming of SLY-CMOS floating gates. Iteration allows smaller chips, and immediate 
programming precision can be very good but the programming time can be long, and, if 
the programming algorithm is complex may require extensive intervention by a control 
PC. By contrast programming by feedback demands a larger chip area (both for larger 
individual cells and for the inclusion of feedback circuits) and the immediate program-
ming precision depends on the performance of these circuits. However programming 
can be much faster, cause less aging and require minimal external intervention. 
The choice of approach depends on the application. Programming by iteration is 
preferable if the chip size must be absolutely minimal. However iterative program- 
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[Technology 	[ Amorphous Silicon 	
[SLY-CMOS Floating Gates 
Parameter Resistance Voltage / Threshold 
Fabrication Standard CMOS + Post Processing Standard CMOS 
Yield Poor/Unreliable (some devices could not Very good 
be formed; others formed but not program- 
mable over wide range)  
Size Small 'active filament' (possibly as small Floating gate capacitor size determined 
as O.lpm) but actual pore size limited by need for capacitive coupling ratio; ra- 
by quality of photolithographic equipment. tio extreme for continuous-time feedback 
Main size limitation is 1-lOmA passing ac- (C19 > 2pF). Main size limitation due to 
cess transistor (deselection easy by limit- cumbersome access and programming cir- 
ing programming current) cuits (deselection difficult due to spread of 
characteristics) 
Typical 	Pro- Erratic: 	1 OV- 1 8.5V forming pulses. 	2- 11-15V required for programming giving 
gramming 5V required for programming giving rise rise to > 	20V programming pulses al- 
Voltages to 6-12V programming pulses allowing for lowing for coupling ratios, stored charge 
drop across access transistors. and trapped charge; higher for gate ox- 
ide. Lower voltages but higher currents for 
CHE injection 
Programming often unpredictable predictable: 	tunnelling direction always 
Consistency  consistent with applied potential 
Programming Fast (nanoseconds) Slow (milliseconds) 
Speed  
Programming Iteration (poor control of programming led Iteration or Feedback 
Method to programming by trial-and-error)  
Programming 4-bits quoted > 5-bits (subject to allowance for drift) 
Precision 
Equivalence  
Retention Power-down for at least 1 week Power-down for at least 1 year; Power-up 
Tests for at least 2 weeks (leakage problems in 
later chips) 
ANN Built iii MLP RBF Subcircuit Arrays 
- Project  
Table 8.1: Comparison of a-Si:h resistors and SLY-CMOS floating gates as pulse -
stream ANN memory elements 
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ming soon becomes impractically slow if the network size is large and multiple CIL 
epochs are necessary from trimming. A fast compromise may be to incorporate both 
volatile and non-volatile storage at each cell. Capacitors may be used for quick weight 
updates during CIL with the final values transferred to floating gates once the ANN's 
performance has been optimised. 
Future Work 
Several issues have arisen during the course of the project which could not be ad-
equately investigated at the time. These issues have been labelled 'future work' since 
they may be worthy of investigation in any possible furthering of this work. 
• Retention: While TARDIS demonstrated both short and long term holds the 
quantity of information obtained was not particularly satisfactory. Further in-
vestigation in the later chips was thwarted by the running of floating gate through 
poly-metal contacts which shorted them to a parasitic conducting surface. There 
are a number of issues here. Short term drift must be examined to determine 
the ultimate programming precision; consistent drift may be accommodated by 
software fixes, random drift cannot. Long term drift may be examined by bake 
retention testing to give an operating lifetime for the chip (a large number of 
samples and high temperature packaging are required). It is also necessary to 
investigate power-up hold behaviour - in the context of neural sensors, data must 
more likely be held during continuous operation rather than in storage. Degrad-
ation due to operating effects, such as hot carrier injection cannot be discounted. 
Special consideration must be taken of p-channel transistors which may be more 
susceptible to SHE injection. Additionally, possible deterioration in retention 
due to repeated cycling must also be investigated. 
• Gate Oxide: Tunnelling in the gate oxide was little investigated because the 
literature available at the start of the project strongly favoured the use of inter-
poly tunnelling capacitors due to their lower tunnelling voltages. However, the 
reduced tunnelling enhancement for the gate oxide tunnelling that was observed 
suggested that the behaviour was not asperity-dominated. The use of gate ox-
ides may therefore provide better disturb protection in the dual-phase scheme 
(although the wider spread of tunnelling thresholds observed on TARDIS for 
gate oxides may conspire to annul this advantage) and may lead to reduced trap-
up over protracted number of cycles (allowing longer CIL phases). None of the 
addressing schemes demonstrated on NEMO exhibited characteristics which 
would prevent gate oxide implementation. Use of gate oxide would permit mi-
gration to a pure digital CMOS process without the need for a second polysilicon 
layer. 
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• Temperature Compensation: No attempt has been made to devise temperature 
compensated circuits since this was similarly not a feature of the RAM-refreshed 
RBF demonstrator. However, temperature compensation may become important 
if neural sensors are to be applied in hostile environments. Fortunately compens-
ation techniques are no more complicated than for ordinary MOSFET circuits 
(eg. differential configurations) and so should not prevent any additional diffi-
culties. Care must be taken not to over-engineer the circuit, however, since the 
suitability of analogue VLSI for ANNs is in part due to ANN tolerance to imper -
fections and non-idealities: it should be ascertained whether drift over a specific 
temperature range does lead to an unacceptable loss of network performance. 
8.3 Observations on Non-Volatile ANN Weights 
Given circuits with good dynamic range it might be possible to download tolerant 
weight sets and so eliminate the need for CIt [60]. Thus with hard-wired weights a 
working product will come off the production line without time consuming and com-
plicated training procedures eliminating entirely the problem of analogue non-volatile 
weights. 
Unfortunately analogue circuits with the required characteristics are difficult to 
design, especially to design compactly. Even if such circuits existed it is still desir -
able to allow post-manufacture weight changing, for example to provide a more gen-
eric product or, in the context of this project, provide recalibration to compensate for 
manufacturing spread or time-dependent drift of input sensor characteristics. Use of 
tolerant weight sets would be more likely to reduce the need for CIt, rather than the 
need for weight programmability. 
8.4 Observations on the Applications of Analogue SLV-
CMOS Floating Gate Memories to ANNs 
Although it has been shown both here and in the work of other researchers that non-
volatile memories can be implemented in a SLV-CMOS process, the practicalities of 
doing so require larger and more complicated circuits (impacting on both silicon area 
required and manufacturing yield) than would be required if a non-volatile process 
with lower tunnelling thresholds, higher voltage handling capabilities and better qual-
ity oxides were specifically used. The higher engineering design costs of the more 
complicated circuits, the more convoluted programming procedures, and the larger 
area of circuits all conspire to quickly overcome any cost benefit gained by using a 
standard process. Here more sophisticated processes are being traded for area, speed 
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and density and so using a process for something for which it was not intended quickly 
becomes costly. (A specific exception may be designs which embrace SLy-CMOS 
shortcomings rather than attempt to fight them. For example Diorio et al use the very 
slow programming times to implement a gradually adaptive system). 
Although non-volatile memory processes require extra masking steps, due to mul-
tiple gate oxide steps, which also increases the time through fabrication, the number 
of additional masks is small with CMOS processes increasingly taking on non-volatile 
options as simple variations. In some cases these extra masks may even reduce cost 
by improving yield on an otherwise hard to control process. In fact, the majority of 
the addition cost of non-volatile technology is now due to complex test procedures and 
burn-in' . Some customer specifications, such as read/write endurance and data reten-
tion are slow and hard to test. These costs are not removed by using a SLy-CMOS, 
and in fact, are probably greater since design rules are being broken, undocumented 
and unguaranteed characteristics being used and out-of-specification voltages being 
applied. Additionally, the onus on non-volatility testing is removed from the foundry 
with its dedicated test equipment, specialist knowledge and aggregated in-house ex-
perience and placed on the VLSI designer who may have none of these advantages yet 
would be expected to attain the same levels of confidence about reliability in a com-
mercially specified product. And before starting the design cycle, the VLSI designer 
must also fully characterise and build simulation models for the standard process when 
these would normally be provided as a matter of course when subscribing to a EEP-
ROM process. Obviously, since these features are undocumented and unguaranteed, 
there is also no way of being certain that an identical design on a subsequent run will 
behave in the same way. 
In the limit, it might be expected that the actual fabrication of non-volatile pro-
cesses would tend to cost little more than SLy-CMOS, whilst greatly outperforming 
it in functionality, run-to-run reliability, yield and testability. It must, however, be 
noted that the market for EEPROM technologies is currently much smaller than that 
for RAM which results in a relative monopoly (meaning that for commercial rather 
than technical reasons price comparability may be unlikely to be achieved). Addi-
tionally, integration density is hindered by the lag of EEPROM behind state-of-the-art 
CMOS. The situation may change in future with the growth of the market for mobile 
telephones, digital cameras and smartcards (eg. e-money or pay-TV) which incorpor- 
'This paragraph is based on e-mail discussions with a number of observers. Special acknowledge-
ment is due to the contributions of Gregory Sabin of Intel, Hank Walker of Texas A&M University and 
Achim Gratz of the Technical University of Dresden. There is little published data to back these claims 
but, for some quantification, a casual look through a recent semiconductor products catalogue shows 
stand-alone Flash chips retailing at similar prices to DRAM of the same capacity, and significantly 
cheaper than equivalently sized SRAM. 
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ate non-volatile memory technology. 
However, given the currently existing price differentials and lack of general avail-
ability of dedicated floating gate technologies for VLSI researchers, SLY-CMOS has 
been shown to fill a role in providing a cheap and reasonably convenient electrically 
programmable non-volatile memory storage in test circuits, where exploration of the 
functionality and utility of various ideas is more important than attaining a high yield, 
meeting tight commercial specifications or having thorough knowledge of long-term 
reliability. 
These observations lead to the following arguments: 
• Programmable/trimmable floating gates ANNs should not be used unless these 
are a justified means of implementing a sensor system. A hardwired system or 
volatile storage are preferable if suitable. 
• SLy-CMOS should not be used in preference to an EEPROM process in a com-
mercial product for the simple replacement of volatile capacitor storage because 
any savings in cost are effectively lost in counter measures such as extra silicon, 
design time and reliability assurance problems. SLY-CMOS may be attractive 
only if its characteristics may be made useful rather than problematic. 
• SLy-CMOS floating gates may be useful as memory in a modular prototype 
design at the early stages of development where the inconvenience and high cost 
of obtaining an EEPROM process cannot be justified. At this stage the use of 
SLy-CMOS high voltage switches is best as it provides the closest functionality 
to that of a special EEPROM process. If the design progresses to development, 
the modular memory can be replaced by more compact, reliable and pre-tested 
cells. 
8.5 Summary 
In this project three operational SLy-CMOS floating gate chips have been demon-
strated. TARDIS demonstrated that, in interpoly tunnelling, there were no edge/corner 
effects expected from the literature, and that FNT was faster than CHE injection. 
NEMO demonstrated interfacing of analogue floating gate memories with pulse-
stream RBF circuits and also three addressing schemes including a new differential 
voltage approach but highlighted deselection problems due to the non-ideality of tun-
nelling characteristics with asperities. Flash methods of bulk erase were found unsuit-
able for analogue applications. Finally, PARAFIN used modified RBF subcircuit 
designs and support circuits and showed that it was possible to use continuous time 
feedback to optimise programming speed. 
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Analogue floating gates have therefore been demonstrated to be a useful memory 
element in CMOS VLSI circuits, particularly for weight storage in ANNs as invest-
igated. Such devices can be fabricated with dedicated floating gate fabrication tech-
nologies or in SLY-CMOS processes. It is believed that use of a SLY-CMOS process 
commercially, despite its nominally lower cost, could actually result in a more expens-
ive and less reliable product. However, SLY-CMOS can be appropriate as a tool for 
investigating circuit concepts and development of circuit prototypes given its lower 
cost price, easy availability and compatibility with small manufacturing runs 2 . 
Thus SLY-CMOS floating gates would seem to be more appropriate to small scale 
prototyping rather than forming dense analogue memories in hardware neural network 
smart sensors as was originally envisaged. Finally, one other promising area of use 
would be to form a small number of trimming elements for large analogue circuits 
(where the floating gates' larger size is proportionately less important) such as amplifi-
ers where the whole circuit would otherwise be cost penalised by the need for dedicated 
processing. 
2Europractice, for example, consolidates the designs from many users onto a single wafer (Multi 
Project Wafer) thus sharing fabrication cost. 
Appendix A 
Layout, Bonding and Pin Diagrams 
A.1 Introduction 
Three chips were fabricated during the course of this project: TARDIS, NEMO 
and PARAFIN. TARDIS was processed by Eurochip, NEMO and PARAFIN 
by Europractice. All chips were fabricated in the Alcatel-Mietec 2.4/Lm double-poly 
double-metal n-well CMOS process. This appendix provides chip plots, bonding dia-
grams and pin-out listings for the three chips. 
• The TARDIS chip had an area of 3.6072mm by 2.704mm (post-shrink). It was 
assembled in a 40-pin DIL package. Ten packaged samples were delivered in 
June 1995. A bonding diagram is shown in figure A.!. 
• The NEMO chip had an area of 4.5736mm by 4.07 12mm (post-shrink). It 
was assembled in an 84-pin PGA package. Ten packaged samples and a small 
number of unpackaged samples were delivered in August 1996. A pin-out list is 
shown in table A. 1 and a bonding diagram is shown in figure A.2. 
Northf - Eastt - Southt - -- 	Westt 
81 VSS 60 VSS 38 HVS2OUT 17 Co 
80 AMAX 59 VDD 37 HVSBAL 16 .HOTWR 
79 MD.JNITAUJ 58 EDHEOUT 36 ONEUA 15 CTRLUNSEL 
78 TAU-2 57 ED-HE-COUPLE 35 ED-TUNNEL 14 CTRLSEL 
77 TAU-3 56 ED-HOTLINE 34 ED-COUPLE 13 BALANCE 
76 MD.SCSJNflAUA 55 EDP-OUTPUT 33 FIVEUA 12 SIXUA 
75 MDHEOUT 54 ED-OUTPUT 32 RAMP 11 INIT.NOLTS 
74 MDP..OUT 53 HVS.CTRL 31 MD.SCS..TUNNEL 10 RESET 
73 EDP-TUNNEL 52 HVSL.BB 30 MD.SCSCOUPLE 9 MDYWMDUT 
72 ED-HE-TUNNEL 51 HVSL.BIAS 29 MD-TUNNEL 8 Ma.SCSYWM.OUT 
71 EDJN/INI 50 HVS LOUT 28 MD-COUPLE 7 MDP..TUNNEL 
70 IN! 49 HVSI.BB 27 RI 6 MiHOTLINE 
69 1N2 48 HVS3OUT 26 RU 5 MFIE.COUPLE 
68 1N3 47 1 HVS2..BB 25 1 	CI 4 1 MJIE.JUNNEL 
Table A. 1: NEMO: Pin List (tBond-side View) 
• The PARAFIN chip had an area of 5.3284mm by 4.208mm (post-shrink). It 
was assembled in an 84-pin PGA package. Ten packaged samples and a small 
number of unpackaged samples were delivered in January 1997. A pin-out list 
is shown in table A.2 and a bonding diagram is shown in figure A.3. 
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Northf - Eastf - Southf - Westt 
83 SSYNTUNN 60 NL.TARGET 41 FOURTEENFOURUA 18 BIT-1 
82 BALANCE 59 ML-TUNNEL 40 AMAX 17 BIT-2 
81 CrRLL 58 NLCURRENTO 39 VSS 16 BIT-3 
80 INITVOLTS 57 NLCURRENTJ 38 EDLDIR 15 BITA 
79 RESET 56 NLCURRENT1 37 ED.DW 14 BIT-5 
78 DSYI'LCI 55 NLCURRENTJ 36 EDCTRL2 13 BIT-6 
77 RI 54 NL.LDIR 35 ED-OUTPUT 12 BIT-7 
76 DSYNCO 53 NLJMR 34 DSYNLDIR 11 TAU-4 
75 RO 52 NLCTRL2 33 DSYN.D!R 10 SSYND!R 
74 DSYNTUNNEL 51 NLPWM.OUT.A 32 VSS 9 TAU-3 
73 SIXUA 50 NLYW?vLOUT..B 31 VDD 8 SSYNLDIR 
72 !N4 49 NL.COL 30 DSYN1RL2 7 TAU -2 
71 1N3 48 RAMP 29 DSYNJDAC.OUT 6 TAU-1 
70 1N2 47 NLRAIL 28 DSYNYWMOUT 5 SSYN..C1 
69 IN! 46 E!GHTUA 27 SSYNJDAC.OUT 4 SSYN.00 
68 ED-TUNNEL 26 SSYN.PWMOUT 
67 ED-CO 25 LATCHCTRL 
66 ED_Cl 24 SSYN_CTRL2 
65 FIVEUA 23 BIT-0 
64 NBUF _______________  





















Bonding Diagram 40-Pin DIL Package 
Figure A. 1: TARDIS FGTC: Bonding Diagram 
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Figure A.2: NEMO: Bonding Diagram 
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Figure A.3: PARAFIN: Bonding Diagram 
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Cell Name 	 11 Length I Height 
NEMO  
Directly pinned-out floating gate Euclidean 260pm 265pm 
Directly pinned-out floating gate Multiplier 265pm 450pm 
Voltage comparator 200pm 245pm 
High voltage cross-coupled digital switch 245pm 380pm 
High voltage differential switch 200pm 330pm 
Dual-phase 4-cell Euclidean array 610pm 1620pm 
Dual-phase 4-cell Multiplier array 720pm 1945pm 
CHE Flash 4-cell Euclidean array 820/.Lm 1680pm 
CHE Flash 4-cell Multiplier array 900pm 1 800pm 
PARAFIN  
SSYN single cell 275pm 650pm 
SSYN 4-cell array 975 pm 2150 pm 
DSYN single cell 260pm 580pm 
DSYN 4-cell array 705pm 2070pm 
Current DAC 470pm 500pm 
Euclidean single cell 260pm 610/Lm 
Euclidean array 750pm 2400pm 
Non-linearity floating gate cell 210/Lm 290pm 
Non-linearity 2x2 array 740/.Lm 1720pm 
Table A.3: Approximate (pre-shrink) cell layout sizes for the NEMO and 
PARAFIN test chips 
A.2 Cell Layout Sizes 
Table A.3 lists the approximate test cell layout sizes for the NEMO and PARAFIN 
chips. The sizes are pre-shrink and are so slightly larger than the actual fabricated cells. 
Note however that little effort was given at design time to minimisation of the cell 
area: quick and correct design were considered more important at these prototyping 
stages. Therefore the sizes listed could conceivably be somewhat reduced with more 
aggressive layout and are only provided as a means of qualitative comparison. 
Appendix B 
Test Equipment and Programmer 
Boards 
B.1 Introduction 
To test the three chips developed during this project a number of circuit boards were 
designed and constructed. This appendix briefly catalogues the different test boards 
used during the course of the project. 
B.2 TARDIS 
The test board for TARDIS floating gate test chips is shown in figure B. 1. It com-
prises principally of two pulse amplifiers: one negative going and one positive going, 
to generate the programming pulses. The gain of these amplifiers is determined by the 
op-amp supply voltages which are set from the GPIB power supply under the control of 
the test program running on the PC. Suitably calibrated, this arrangement can provide 
very accurate control of pulse heights. PCB relays are used to direct the pulses, and 
other high voltages to control the programming configuration. Individual floating gate 
structures were selected for observation by moving a set of miniature jump connectors 
on the board. Also, on the board is a transresistance amplifier and analogue-to-digital 
converter, which allows the PC to measure the drain current in the memory device and 
thus implement iterative programming algorithms. 
B.3 NEMO 
On NEMO there were a number of different test blocks. Instead of constructing a 
huge test board capable of interfacing with all these blocks, several smaller test boards 
were constructed independently. Each board tested one or more blocks depending on 
similarity of signal and interfacing requirements. The boards, grouped by test block, 
were: 
• Board 1: Euclidean Distance Cell and Dual-Phase 4-input Euclidean Distance 
Calculator 
Board 2: Multiplier Cell and Dual-Phase 4-input Perceptron 
• Board 3: Hot Electron Euclidean Distance Calculator 
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Figure B.1: TARDIS FGTC: Test Board 
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. Board 4: Hot Electron 4-input Perceptron 
Board 5: High Voltage Driver Test Blocks 
TARDIS experiments had shown that programming pulse durations of the order 
of tens or hundred of milliseconds were required. This was within the operating cap-
abilities of the control PC directly switching board relays (with an internal latency of 
about 2ms); the precision pulse generator could therefore be freed for other users and 
on-board pulse amplification was no longer necessary. 
B.3.1 NEMO Board 1 
The first NEMO test board was used to test the Euclidean distance calculator (pinned 
out and Dual-Phase array). A circuit diagram for the board is presented in figure B.2. 
Relays to direct gate pulses onto NEMO from PC-controlled voltage outputs from 
the GPIB power supply. The positive power supply was also used to provide the ana-
logue input voltage to the distance calculator during centre evaluation. Measurement 
of the distance current was via a A/D converter on the board or via a GPIB current 
meter when available. 
B.3.2 NEMO Board 2 
The second board is described in more detail due to its somewhat greater complexity. 
This board was used for pulse generation and measurement and was later modified to 
form several future test boards. The requirements of this board were to: 
• Provide bi-polar variable magnitude tunnelling pulses (time scale of milliseconds) 
• Provide dual-phase logic signals: addressing and CTRLSEL & CTRLUNSEL 
• Input PWM test signals (time scale of microseconds) to the chip 
• Read PWM output signals (time scale of microseconds) from the chip 
• Generate appropriate bias voltages, currents and ramps 
The first two requirements are identical to those of NEMO Board 1. However 
downloading and uploading of PWM signals requires a more complicated test board, 
especially since the times needed are faster than can be driven directly by the PC; 
more computational power must be devolved to the board itself. The bias voltages and 
currents can be derived simply from potential divider circuits with unity-gain buffers 
if required; potentiometers were included for fine tuning of these analogue parameters. 
Figure B.3 shows how the analogue biases and the ramp can be adjusted to modify the 
PWM multiplication characteristics. 
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Figure B.2: NEMO Test Board 1: Euclidean Distance Cell and Dual-Phase 4-input 
Euclidean Distance Cell Array 
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Figure B.3: Effect of varying analogue bias parameters on the offset, symmetry and 
range of the PWM encoded multiplier outputs 
Generation and Reading of PWM Signals 
In common with the original EPSILON test board, pulses were generated by loading 
an SRAM with the required bit patterns and then clocking through using an incremental 
counter to address the SRAM. This is illustrated in figure B.4 for the four PWM inputs 
of NEMO. A 25MHz clock was used to drive the address counter giving a clock 
period of 40ns. Therefore a maximum lOps pulse could be produced by loading (the 
specific bit of) 250 of the 256 SRAM locations. 























Figure B.4: Generation of four PWM encoded inputs to multipliers/perceptrons by 
counting through an appropriately loaded SRAM 
Since the multiplication/perceptron evaluations performed by NEMO are also 
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PWM encoded, these could he measured by write enabling a separate SRAM which is 
also incrementally addressed by a counter (effectively the inverse of figure B.4). Fol-
lowing a forward pass, the output data can then be read back to the PC from the output 
SRAM. The width of the output pulse was determined by the formula 



















Figure B.5: Schematic for NEMO board 2 excluding programming and addressing 
circuits 
Generation of Integration Ramp 
The integration ramp could be generated by a triggered signal generator but it was 
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use an incrementally addressed SRAM, this time with an appropriately biased DAC to 
generate the ramp. The SRAM was initialised as follows: 
data = {#FF - (2 x address), 	when address < (#FF/2) 	(B.2) 
2 x (address - (#FF12)), when address > (#FF/2) 
This results in a ramp which starts maximally at address #00, decreases linearly 
to address #FFI2 (minimal value), and then increases linearly to #FF (maximal value 
again). Other initialisations could be used for, say, 'on-the-side' sigmoidal ramps for 
use in MLPs. Since the step between neighbouring data locations is only #2, the gen-
erally slow settling time of readily available DACs is not of concern and the use of a 
small smoothing capacitor led to good linear ramps. 
Operation of Test Board 
A schematic for the test board is shown in figure B.5. Notice that address bits 9 and 
10 of the input S-RAM and 8 and 10 of the output S-RAM are tied to logic low. This 
restricts the pages of memory which may be accessed, as detailed in figure B.6. During 
downloading and reading back, when the PC controls the address bus, access to the 
appropriate page can be obtained by toggling the UPPER/ LOWER PAGE control line. 
For both S-RAMs, the lower page is page 0. For the input S-RAM, the upper page is 
page 1, and for the output S-RAM, the upper page is page 2. 
Counter ADDR 









Blocked #4FF #4FF 







Input S-RAM 	 Output S-RAM 
aIO=a9=0 alO=a8=0 
Figure B.6: Memory map for input S-RAM (left) and output S-RAM (right), showing 
mapping from 10-bit counter values to RAM page accesses. 
The operating modes of the control board are listed in table B. 1 along with their 
PC-driven control signals. The forward pass operation, which is controlled by the on-
board 10-bit counter (actually three 4-bit counters in look-ahead carry configuration) 
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1 Allows PC to control both address and data 
bus. The input RAM is write enabled and 
PWM signal data may be downloading into 
page 0 
o i 1 0 1 1 Download ramp data into page 1 
o 1 1 
________  
1 1 1 Disable write on input RAM to finish down- 
 loading 
Check Downloaded Data 
o 1 0 1 0 1 Allows PC to control both address and data 
bus. Read back data from page 0 
o 1 1 1 0 1 Read back data from page 1 
Run Forward Pass 
1 1 X 1 1 1 Set up board for counter control 
1 0 X 1 1 1 Activate counter - run forward pass 
Read Back Outputed Data 
o 1 0 1 1 0 Read back output pulse data from page 0 
o 1 1 1 1 0 Read back any overspill pulse data from page 
2 
Table B. 1: Modes of operation of NEMO test board with requisite control signals 




Page  Page  
#000- 0 PWM outputs clocked through. 0 Defunct values clocked in from out- 
#OFF Pulse transceiver ON. PWM signals put of chip. 
fed into chip. Ramp DAC latched 
from previous pass to hold analogue 
ramp signal high.  
#100- 1 RAMP data clocked through. Ramp 0 Output PWM signals clocked in 
#1FF transceiver ON. Ramp data fed to from chip overwritting defunct data 
DAC and analogue ramp fed to from previous counter page. 
chip. 	Zero transceiver ON /Pulse 
transceiver OFF ensuring no further 
PWM input signals to chip.  
#200- 0 PWM outputs clocked through but 2 Output PWM signals clocked in 
#2FF Zero 	transceiver 	still 	ON/Pulse from chip, allowing overspill from 
transceiver OFF blocking their pas- propagation delay through circuits. 
sage to chip. Ramp DAC latched to 
hold analogue ramp signal high.  
Table B.2: Three stages of forward pass evaluation 
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is described in more detail by table B.2. There are three distinct stages to this: (i) ap-
plication of PWM inputs, (ii) application of ramp and measurement of PWM outputs, 
and (iii) measurement of overspill PWM outputs due to propagation delay. During the 
forward pass, the MUX controls are set such that page addressing of the two S-RAMs 
can be performed directly by the counter. When address bits, a8 and a9 are both equal 
to one (at the end of overspill recording), the counter is forced to stop by on-board lo-
gic which prevents unused areas of RAM being addressed. The PC then may reassert 
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Figure B.7: Oscilloscope measurements of a typical input pulse, ramp and output pulse 
on the NEMO testhoard. 
Figure B.7 shows typical oscilloscope measurements of input/output signals on the 
NEMO testboard. 
The full circuit schematic for the second NEMO test board is shown in figure B.8 
which also includes the three relays used to apply Fowler-Nordheim programming 
pulses, and the analogue bias circuits. 
B.3.3 NEMO Board 3 
The test board for the CFIE Flash Euclidean array is actually a simple re-wiring of 
Board 1. The appropriate control signals were changed on the PlO line and ED-HOTLINE 
Test Equipment and Programmer Boards 	 258 
Figure B.8: NEW Test Board 2: Multiplier Cell, Switched Current Source Multi- 
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and ED-HE-COUPLE connected in from a power supply. ED-HOTLINE ran through the 
Siliconix 2.5rnA current limiter as in TARDIS. 
B.3.4 NEMO Board 4a & 4b 
The high voltage switches were tested last in case of any damage to surrounding cir-
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Figure B.9: NEMO Test Board 4a & 4b: High Voltage Switches 
Test boards for the cross-coupled digital switch and differential stage switch are 
shown in figure B.9. Notice that no potentiometers have been used to trim out resistor 
mismatch or set the bias current to exactly liiA.  This is because circuit operation was 
sensitive to neither the bias voltages nor currents. 
B.4 PARAFIN 
B.4.1 PARAFIN Board 1 
The first PARAFIN board shown in figure B. 10 was similar in most respects to the 
first NEMO board and used for programming of the Euclidean distance calculator 
array. However, the input voltages were now generated from a D/A converter since 
they had to provided simultaneously with programming signals from the GPIB power 
supply to allow feedback programming. Current read out was now through the GPIB 
multimeter since it was readily available at this time. 
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Figure B. 10: PARAFIN Test Board 1: 4-input Euclidean Distance Cell Array 
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B.4.2 PARAFIN Board 2 
PARAFIN board 2 was used for programming the SSYN and DSYN multiplier 
arrays. The pulse/ramp generation/measurement requirements were very similar to 
those used on NEMO board 2, and therefore this board was modified to become 
PARAFIN board 2 with the replacement of a small number of current and voltage 
reference sources and the addition of a the extra control logic lines on the PlO interface 
to the control PC for implementation of the feedback programming mode. This was 
both quicker and cheaper than building an entirely new board for this purpose. 
B.4.3 PARAFIN Board 3 
The final test board was used with the nonlinearity array. The requirements of an input 
ramp and output PWM measurement again meant that this board was most easily con-
structed by redesign of the preceeding board. The complete circuit diagram is shown 
in figure B. 11. The obvious changes are the removal of the input PWM transceivers 
since there were no pulse-mode inputs. Input was in the form a distance current which 
was generated by ramping the GPIB PSU across a resistor and measuring the current 
(distributed to cell 4 inputs) through a multimeter. The ramp biases were changed 
to cover a new voltage range, and a second D/A converter was added to provide the 
voltage programming target. 
B.5 PC Interfaces 
Initial frustrations with TARDIS when long experiments would be run incorrectly 
(for example due to an accidentally disconnected jumper or a wrong parameter in the 
control software) prompted the use of Borland C's BGI libraries to allow construction 
of a graphical interface to NEMO and PARAFIN which would allow continuously 
updated graphing of experiments' progress and real time status display, allowing im-
mediate treatment of problems, rather than having to wait until the end of the experi-
ment. Some screen-shots of the graphical intefaces are shown in figure B. 12. 
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Figure B.12: BGI inteface to test-board control and measurement software: (a) 
NEW Dual-Phase Euclidean Array, (b) NEMO Dual-Phase Multiplier Array, (c) 
PARA FIN Euclidean Array and (d) PARAFIN Euclidean Array, (e) PARAFIN 
Nonlinearity Array 
Appendix C 
Dickson Charge Pump 
Many modern EPROM, EEPROM and Flash memory ICs are available with an on-
board charge pump. These circuits allow the high voltages required for programming 
the memories to be generated from the chip power supply (eg. 2.7V, 3.3V or 5V) and 
so eliminate the need for a special high voltage supply and Vpp pin. For the proto-
typing purposes of TARDIS, NEMO and PARAFIN, it was more convenient, in 
a laboratory situation, to directly provide high voltages rather than use charge pumps. 
However these circuits may be very useful to further integration efforts and so will be 
described briefly in this appendix. 
The charge pump circuit proposed by Dickson in 1976 [51] was based on improve-
ments to the much earlier Cockcroft-Walton voltage multiplier [38] to make it more 
amenable to VLSI integration. The form of the circuit is shown in figure C. 1. It 
comprises a diode chain with each alternate internal node capacitively coupled to the 
clock, CLK, or its anti-phase, CLK. The high voltage is developed at node out with, 








Figure C. 1: Circuit schematic of Dickson charge pump 
When the supply voltage is first applied, charge propagates along the diode chain, 
causing each node to charge to a potential one forward-bias diode drop, VD, lower than 
the proceeding node. 
When the anti-phase clocks start to pulse, each node, say n, is alternately capacit-
ively pulled up whilst both its neighbours, n—i and n+ 1, are capacitively pulled down. 
For any reasonable coupling coefficient and clock voltage magnitude, this ensures that 
node n goes to a higher voltage than the falling nodes, n - 1 and n + 1. The diodes 
then act as one-way valves: node n cannot discharge to node n - 1 because this diode 
is reverse biased. However it can discharge to node n + 1 ensuring that the minimum 
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voltage of node n ± 1 is never more than VD less than the maximum voltage of node n. 
In this way the maximum voltage of each node is always significantly higher than that 
of the preceding node. 
Equilibrium is achieved when the maximum voltage becomes exactly VD higher 
than the minimum voltage of the subsequent node, and no further current need enter 
the chain from node in (assuming open-circuit load). The smoothed output at node out 
is then 
V t = fl + m.Vb LK —(rn+1).VD 	 (C.l) V  
where VLK  is the voltage swing at each node due to capacitive coupling from the 
clock. m is the number of internal nodes, rn + 1 is the total number of diodes in 
the chain. Thus the maximum voltage is dependent upon the number of stages in 
the chain. There is, in principle, no limit to the length of the chain. However the 
silicon area makes it much too costly to associate one charge pump with each floating 
gate (Cataldo and Palumbo [23] have developed a dynamic model of the charge pump 
to allow optimisation of chip area or charge time). Therefore charge pumping is an 
adjunct but not a replacement for on-chip high voltage addressing. 
There is a charge-up time associated with the charge-pump (this is the time delay 
observed whilst waiting for camera flash units to power up), and also a recovery period 
if the output is discharged during application of the high voltage. Figure C.2 shows 
the charging behaviour of a 5-diode Dickson charge pump. The clocks had a 5V mag-
nitude, a 2is period and 50% duty cycle. Parasitic capacitance at each node was 20fF. 
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Figure C.2: Hspice simulation of Dickson charge pump: 
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Appendix D 
Common CMOS Failure Modes 
D.1 Introduction 
This appendix contains a brief description of some of the common CMOS techno- 
logy failure mechanisms which had to be considered during the design of the circuits 
discussed in this thesis. 
D.2 Trap Up 
Charge travelling through insulating oxides (injected by tunnelling, hot electron injec-
tion or UV barrier lowering) can become trapped at defects within the oxide resulting 
in localised distortions of the electric field. Trapping of charge on its own does not nor-
mally cause abrupt device failure but can cause long term drift in transistor thresholds 
and window closure in EEPROM cells therefore it is apt to describe this behaviour as 
a failure mechanism. 
Trap sites are considered to be 'dangling bonds' in the chemical structure of the 
MOS device. These traps may exist at the surface of the gate, at the gate-insulator 
interface and also within the insulator itself. The actual distribution of trapped charge 
between these different layers has so far not been definitively resolved. 
Three types of built-in traps are believed to exist [146] as a result of the MOS 
fabrication: 
Intrinsic oxide traps: many types of oxide irregularities have been proposed as 
potential trap sites. Such irregularities are formed during the manufacture of the 
oxide. 
Intrinsic interface traps: at the interface crystalline silicon meets amorphous 
silicon dioxide', the configurations of potential dangling bonds become even 
more complex. 
Impurity traps: impurities introduced during processing may become substi-
tuted for silicon or oxygen atoms in the lattice, and may form traps due to the 
different electronic composition of their valence bands. 
Further generated traps may be created during circuit operation, for example by 
'In contrast to the rigid crystal lattice of silicon, amorphous material is without a regular large-scale 
structure 
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• Rupturing of strained intrinsic bonds 2 This may happen due to the scattering 
influence of energetic electrons due to the high electric field in the oxide [146]. 
• Impact ionisation [6]. 
• Mobile holes in the oxide re-combining with electrons in Si-H or SiO-H bonds 
leading to the liberation of hydrogen  or in Si-O bonds causing the loosening of 
the Si02 network [165]. Bond breaking tends to begin at the anode where elec-
trons gain r' 3eV of energy dropping between the oxide and silicon conduction 
bands. 
Tunneling 	 High field 	
Tunneling 
Elastic Tunneling 
acceleration to Trap 
Thermal 
Capture 
Thermal 	 Inelastic 
Capture Tunneling to Electron- Role 
Trap Pair Impact 
Generation 
(a) 	 (b) 	 (c) 
Figure D.1: A selection of trapping mechanisms: (a) thermal electron trapping, (b) 
trapping of impact-liberated holes (c) direct tunnelling to trap site. 
When an electron or hole is trapped by a dangling bond, the trap becomes charged 
and distorts the local electric field. Trapped holes distort the internal field shape such 
as to reduce the required applied electric field whereas trapped electrons require an 
increase in the applied electric field. Some possible trapping mechanisms are: 
• Thermal trapping of electrons which have tunnelled into the oxide conduction 
band from the cathode (figure D. 1(a)). 
• Thermal trapping of holes injected into the oxide valence band due to energetic 
impact of tunnelling electrons which have been accelerated by the high electric 
field between the tunnel-point and the anode (figure D. 1(b)). 
• Direct tunnelling of electrons between the cathode and the trap site (figure D. 1(c)). 
2The electronic strength of bonds may be less than that determined for isolated molecules in isola-
tion due to the influence of neighbouring atoms and contortion in the lattice: thus bonds may become 
'strained' and more easily broken thus forming dangling bond trap sites. 
3 Hydrogen is introduced into the oxide as a by-product during manufacturing by water vapour (wet) 
oxidation techniques [52]. 
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Thermal trapping is so called because the energy level of trap sites are below that of 
the conduction band. Electrons which become trapped must therefore release some 
energy in thermal photon emission. 
De-trapping also occurs to a much lesser extent. Here trapped charge is thermally 
liberated from trap sides. This results in a random fluctuation in Vf e and 'tunnel al-
though the trend is always strongly upwards (trapping much more prevalent than de- 
trapping). 
D.3 Oxide Breakdown 
The breakdown of insulating oxide dielectrics is a cause of abrupt failure of ICs. The 
'dielectric strength', which shows a strong statistical dependency, is assessed by man-
ufactures in two main ways using a population of test capacitors: 
Time Zero Dielectric Breakdown (TZDB): the electric field required for dielec-
tric breakdown under the condition of the application of a voltage ramp across 
the capacitor. 
Time Dependent Dielectric Breakdown (TDDB): the time required for dielec-
tric breakdown under the condition of either continuous voltage or continuous 
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Figure D.2: (a) Extreme-value statistics sketch of TZBD behaviour. (b) Extreme- 
value statistics sketch of TDDB behaviour. Both sketches are based on real data plots 
presented in [175. 
Typical extreme value statistics breakdown plots are sketched in figure D.2. Break-
down may be placed in three categories [183] which are evident from distinct regions 
of the plots: 
Common CMOS Failure Modes 	 269 
Pin-Hole Breakdown: Breakdown which occurs at very low electric field due to 
'pin-holes' through the oxide. This breakdown region does not appear in TDDB 
plots due to their almost instantaneous failure. 
Defect-Related Breakdown 
Intrinsic Breakdown: the gradient of the defect-related breakdown portion of the 
plot is indicative of the quality of the oxide (intrinsic "dielectric strength"). 
In fact the TZDB and TDDB plots can be related by the introduction of the concept 
of charge to breakdown, QBD: 
ItBD 
QBD = I 	I(t)dt 	 (D. 1) 
Jo 
where tBD is the breakdown time and 1(t) is the oxide current. In both TZDB and 
TDDB experiments the breakdown occurs when QBD  is reached [175, 176]. 
D.3.1 Intrinsic Oxide Breakdown 
Intrinsic oxide breakdown proceeds through two distinct phases: 
Build-Up 
Run-Away 
During build-up traps or broken bonds are formed by the trap generation mechan-
isms described in section D.2. Eventually these form a connecting chain of defects 
within 'weak' regions within the oxide which provides an ohmic path through the ox-
ide [165]. Breakdown then enters the run-away phase leading to electrical and thermal 
run-away associated with catastrophic failure (although the abrupt and localised nature 
of this second phase has hindered investigation of its physical explanation [154]). Run-
away breakdown in capacitors is generally abrupt [112]. This is because another pos-
itive feedback mechanism can take over, quickly passing the full electrostatic energy 
(CV 2 ) of the capacitor through the defect resulting in sudden irreversible rupture. 
EEPROM floating gate capacitors tend to be very small and hence have little electro-
static energy so that each cycle can only break a few oxide bonds. In fact bonds in 
the damaged area are continually broken and re-form causing an erratic leakage and 
breakdown behaviour. 
D.3.2 Defect-Related Oxide Breakdown 
Early life (non-intrinsic) breakdown of oxides has been attributed to the presence of 
oxide or interface defects, surface asperities or metal contamination (which lowers the 
energy barriers) [165]. These effects can be modelled by effective oxide thinning [100]. 
This results in an enhanced electric field and therefore an accelerated tBD at its weakest 
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spot. The value of field enhancement has a distribution related to the properties of the 
defect. 
D.4 Electromigration 
Electromigration occurs when excessive current flows in a conductor. The actual atoms 
of the conductor can be carried along in the current leading a thinning or eventual 
break in electrical conductivity [68]. The problem can be avoided by ensuring that the 
conductor is wide enough to handle the peak current flow. Typical maximum current 
densities for the Alcatel-Mietec 2.4im CMOS process are 640th//.m for a metal 1 
track and 670A for a single via (large currents require multiple vias). 




Figure D.3: Avalanche multiplication in the depletion region. A hole entering the high 
field depletion region impacts with the semiconductor lattice and liberates an electron-
hole pair. Both the holes now moving in the field cause impact ionisation leading to 
four holes moving in the field. This multiplication can continue to very high levels of 
current. 
Avalanche breakdown [184] occurs in reverse biased pn-junctions such as explicit 
diodes or those associated with MOSFET diffusion-substrate junctions. Breakdown 
happens when the electric field across the depletion region is high enough such that 
stray charge (reverse bias current - known as the seed current) entering the depletion 
region gains sufficient kinetic energy to cause impact ionisation upon collision with 
the semiconductor lattice. This ionisation releases electron-hole pairs which are also 
accelerated by the electric field such that they have sufficient energy to also cause 
impact ionisation. The depletion region current then enters avalanche multiplication. 
This is shown schematically in figure D.3. This process is haltable by reducing the 
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electric field but becomes breakdown if the large current thus generated causes thermal 
or electromigration damage. 
The width of the depletion region, and consequently the electric field strength is 
dependent on the dopant density at the pn junction. Lightly doped junctions such as 
the well-substrate junction have higher breakdown voltages. Similarly source/drain 
breakdown voltages can be increased by use of 'spacers' either side the gate during 
self-alignment which provide a less abrupt doping profile. 
D.5.1 Gate-Field Enhanced Breakdown 
The threshold field for avalanche breakdown is reduced by a curvature of the electric 
field in the proximity of the gate terminal such that it is locally enhanced. This gate-
field enhanced breakdown [52] means that the drain avalanche breakdown voltage, 
BVd 3 , of a MOSFET is lower than that of a freestanding diode. 
D.5.2 Snapback 
In short n-channel MOSFETs, snapback [180] may occur. This is an unstable negative 
resistance regime sketched in figure D.4. Figure D.4(a) shows the breakdown char-
acteristics of a long n-channel MOSFET. There is a slight positive BVd 3 dependency 
such that the breakdown voltage is higher for higher gate voltages. This is because 
the pinch-off point retreats towards the source at higher gate voltages, broadening the 
depletion region and reducing the electric field. 
In the short n-channel MOSFET, figure D.4(b), for moderate gate voltages, there 
is a negative BVd 3 dependency on Vg . Moreover, the increase in drain current allows 
the drain voltage to decrease to a sustain voltage, BVd 3 . This is because in short n-
channel MOSFETs a parasitic lateral bipolar npn-transistor exists. The avalanching 
substrate current turns on this bipolar transistor such that it can sustain the avalanche 
seed current at a lower drain electric field. Snapback rarely occurs in p-channel MOS-
FETs [162] due to the lower ionisation current, lower hole mobility and lower substrate 
resistance. For higher gate voltages the gate-induced reduction in drain electric field 
starts to dominate the behaviour and so BVd  begins to rise again above a minimum at 
about Vd 2 - 4V [180, 177]. 
D.6 Punchthrough 
Punchthrough occurs in very short channel transistors when the drain voltage becomes 
sufficiently high that the drain depletion regions extends the entire length of the chan-
nel, and the gate then loses control over the current [11]. Large currents can flow 
causing electromigration and thermal damage. 
The punchthrough voltage shows a very strong dependency on the channel length [83, 
181], and can be avoided by increasing the length by a small amount. Above a cer- 
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Figure D.4: (a) Breakdown characteristics of long n-channel MOSFET, (b) Breakdown 
characteristics of short n-channel MOSFET for low gate voltages. 
tain length, avalanche breakdown takes over as the dominant drain-voltage dependent 
breakdown behaviour. 
D.7 Latch-Up 
Latch-up is caused by parasitic resistors and bipolar transistors which exist as by-










Figure D.5: (a) Cross-section of CMOS inverter with parasitic resistors and bipolar 
transistors, (b) Extracted parasitic latch-up circuit. 
As an example, figure D.5(a) shows the cross-section of a CMOS digital inverter 
with the parasitic devices which contribute to latch-up. The parasitic circuit is shown 
extracted in figure D.5(b). Consider current entering the emitter of the PNP transistor. 
This will cause current to flow in Rsubtrat, inducing a potential difference sufficient 
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to turn on the NPN transistor. This causes a potential drop across RWCLI  turning the 
PNP transistor harder on. Thus the circuit enters feedback operation and is said to 
latch-up with large currents being drawn into the substrate while the supply drops to a 
'holding voltage' which maintains the latch-up. Latch-up may occasionally be 'cured' 
by powering down but again often destructive currents have already caused permanent 
damage. 
Latch-up is initiated by the injection of current into the emitter of one of two 
parasitic bipolar transistors. To help prevent latch-up, the transistor source and drain 
voltages must remain within the tapped substrate and well potentials, avoiding closely 
packed devices and the substrate and well resistances should be minimised by use of 
multiple, closely-spaced taps or low resistance epitaxial start material if available [170]. 
D.8 Field Transistors 
Field Transistors are formed when a parasitic conducting channel is formed between 
two unrelated n+ implants due to the gate action of an overpassing metal track. Be-
cause of the thick field oxide, the threshold of such transistors is naturally higher. 
Manufacturers make it higher still by the implantation of a channel-stop surface dif-
fusion which raises the impurity concentration away from the active area of desired 
transistors [170]. Protection from substrate inversion at very high signal voltages may 
be further enhanced by conveying the high voltage signals in metal 2 above a groun-
ded 'shield' of metal 1 [47]. Field transistors have found useful application in ESD 
protection (see section D.9). 
D.9 Electrostatic Discharge Damage (ESD) 
Section D.3 describes how a large oxide electric field can lead to breakdown shorting 
out the capacitor or transistor of which it forms the dielectric. Of course, high fields 
are not normally applied deliberately to ICs but can arise through triboelectricily; a 
person walking across a room can easily charge themselves to several kilovolts by 
friction of materials. The rapid discharge of this person into a gate capacitance will 
easily generate sufficient electric fields to destroy the oxide. This failure mechanism 
is known as electrostatic discharge (ESD) and is a serious problem with all CMOS 
technology. Due to the irreversible nature of this damage pad circuits are normally 
employed to prevent high voltages and currents from reaching the core. Discharge 
currents are instead diverted to power lines if appropriate or dissipated in the substrate 
(although care must be taken that this does not induce latch-up). 
A selection of ESD protection circuits are shown in figure D.6: 
• Back-to-back diodes limit the input to ± a diode threshold of the power-rails as 
they forward-bias outwith these limits. 
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Figure D.6: ESD protection circuits: (a) Back-to-back diodes, (b) Thick film pull-down 
transistor, (c) Back-to-back diodes and spark gap, (d) Punchthrough transistor. 
• A thick film transistor is formed by running a metal strip across active area; this 
transistor has a high threshold voltage (but below the gate oxide breakdown) and 
so can pull down high input voltages. 
• A spark gap is simply a very narrow gap which provides another path to ground. 
• The punchthrough transistor is a short channel MOSFET which punches through 
(and pulls down) above a certain input voltage. 
All the designs incorporate a resistor to limit the peak current flow with may otherwise 
be several amps. Using anti-static mats and grounding straps when touching ICs can 
also help reduce the extent of the problem. 
Appendix E 
Bake Retention Testing 
E.1 Introduction 
This appendix briefly describes the rationale and practice of bake retention testing 
which is routinely conducted on digital EEPROM designs to test their ability to retain 
programmed data. 
E.2 Thermionic Emission Theory 
Since floating gate insulating oxides tend to be thick enough to make any leakage 
tunnelling currents insignificant at low operating voltages', the most significant mech-
anism is due to thermal emission (Richardson emission) of electrons over the top of 
the Si-Si02 potential barrier. 
E.2.1 Boltzmann Distribution of Electrons 
Electrons in a semiconductor exist in a number of energy states related to the atomic 
structure and temperature. The Fermi-Dirac distribution describes the probability dis- 
tribution of electrons in these energy states [184]. For energy levels above UT, 
this may be approximated by the Maxwell-Boltzmann distribution law. This defines a 
system in which n1 particles with energy E1 and n2  particles with energy E2 may be 
described by the relationship [186] 
Ti' = n2 exp [- (E - E2 ) /kT] 	 (E. 1) 
nE may then be defined as the number of electrons at energy state E as 
TiE = no exp (—E/kT) 	 (E.2) 
where no  is the number of electrons at the zero energy state. It is then possible to define 
the distribution function, f(E), as 
f(E) 
=nE = 	
no exp (—E/kT) 	= exp (—E/kT) /kT 	(E.3) 
total 	no fc;: o exp (—E/kT) dE 
'Fowler-Nordheim tunnelling does show a weak temperature dependency and is so is slightly 
stronger if the floating gate is operated at elevated temperatures [132] 
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E.2.2 Thermionic Charge Loss 
Nozawa and Kohyama [127] use this distribution to explain charge retention in SAMOS 
floating gate structures. Electrons with energy > cB (greater than the interface bar -
rier between floating gate and insulating oxide) are emitted over the barrier and so are 
swept away and lost from the floating gate (see figure E.1). Distribution equilibrium is 





(Si-SiO 2 potential barrier) 
Control Gate 
Figure E. 1: Schematic energy diagram of charge loss in floating gate system with 
negative qr  (ie. negative bias on the floating gate with respect to the control gate). 
Note that provided the field is such to sweep charge away from the floating gate, the 
actual value of cbh, and other biases is irrelevant. 
Therefore, if the number of electrons at energy state E is n(t).f(E) where n(t) is 
the total number of electrons on the floating gate, then 
dn(t) 	
00 
- dt = vm(t)/ f(E)dE = vrt(t) exp (—cbB/kT) 	(E.4) 
J I 
where ii is the electron-lattice collision frequency. The solution of equation E.4 is then 
n(t) = n(0) exp {—vt exp (—B/kT)} 	 (E.5) 
which defines the number of electrons on the floating gate at a given time. 
E.2.3 Arrhenius Model 
Equation E.5 is sufficient to apply the thermionic emission model to charge loss estim-
ation using experimental data to fit 1 and cB.  If the specific time-to-failure (TM - eg. 
the time until charge loss is sufficient to flip an EEPROM bit - then this relationship 
may be abstracted by the Arrhenius equation 
R = R0 exp (Ea/kT) 	 (E.6) 
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This equation was developed to describe the temperature dependency of the rate, R, 
of chemical reactions. It has since been adapted to many electronics situations which 
also exhibit a temperature dependency [1561. 
The thermionic emission expression in equation E.4 maps into the Arrhenius model 
with reaction rate R = 
	R0 = vn(0) and the process activation energy (usually dt 
expressed in electron-volts), Ea  = q5. Thus the Arrhenius model is commonly used to 
measure the intrinsic charge retention properties of commercial floating gate devices 
such as EEPROMs. 
Since the TFF, tF, is inversely proportional to the reaction rate, R. Then for two 
different temperatures, T1 and T2 the times to failure, t 1 and t2 relate according to 
t 1 	R 
t2 R 1 
Ro exp(—E a/kT2 ) 
Ro exp(—E a/kTi ) 
IEa "l 	i\ 
exP [(-_-)] 
(E.7) 
Therefore the TTF at one temperature may be used to predict the time to failure at 
another: 
1  ([E .
tF = t2exp 
	
- ')
l 	 (E.8) 
fEa\ 	/ Ea  
= t2 exp 1%, kT2 
 ) exp 
kTF  
Therefore a linear plot in logarithmic time may be developed 




Thus it is not necessary to know the electron-lattice collision frequency, the number 
of electrons on the floating gate or the Si-Si0 2  barrier height, since these constants can 
be fitted to a straight-line (Arrhenius plot). 
Activation energies determined experimentally have been found to be anything 
between 1.24eV [127] and 1.8eV [128] with the apparent disparity with the work func-
tion, cbB, of the Si-Si02  interface (3.2eV) due to a complex behaviour of polarisation 
arising out of electron cloud shift [128]. 
E.3 Commercial EEPROM Testing 
Commercial digital EEPROMs are commonly tested for retention with the Arrhenius 
model using "Bake Retention". This involves programming a topological checker-
board pattern onto a chip, monitoring a continuous READ cycle at elevated temper-
atures (about 125°C is typical) and recording the time until the first bit flips. The 
Arrhenius model is then used to extrapolate the time-to-failure (Failure Units - FiTs - 
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Process Ea  
Oxide Breakdown 0.30eV 
Metal Electromigration 0.55eV 
Oxide Defect 0.60eV 
Silicon Electromigration 0.90eV 
Ionic Contamination 1.00eV 
Table E. 1: Typical failure mechanisms and corresponding activation energies [1821 
are often used; these refer to number of cell failures projected for 10 9 device-hours). 
Defect free chips will have thermionic storage times of many years. Earlier chip 
failures generally tend to be due to individual cells (the weakest bit) failing due to 
isolated defects which have lower activation energies than c5B;  a selection of these 
are shown in table E. 12. In practice EEPROM retention tends to be limited by defect 
densities rather than intrinsic oxide characteristics, with problems manifest as poor 
retention (leaks) rather than unprogrammable cells [112]. 
A second issue is endurance which measures the number of programming cycles 
an EEPROM cell can endure before it either becomes unprogrammable (due to aging) 
or has a significant loss of retention capabilities due to aggravation of latent defects 
or TDDB. Bake retention tests are therefore usually repeated on cycled EEPROMs. 
Cycled EEPROMs (particularly textured polysilicon EEPROMs) will contain trapped 
oxide charge (electrons or holes) which may become thermally liberated during bake 
retention and either add to or neutralise floating gate charge [164] thus weakening the 
result. Since the trapped charge is finite in extent this behaviour is short-term and can 
be measured during prolonged bakes. 
2Whilst the Fermi-Dirac distribution provides a sound physical basis for the application of the Arrhe-
nius model to thermionic emission across the Si-Si0 2 barrier, it is unclear how well the behaviour of 
these other failure mechanisms correspond to this model. 
Appendix F 
Publications and Articles 
F.1 Publications 
The following articles were published externally during the course of this work: 
L. W. Buchan, A. F. Murray and H. M. Reekie, "Floating Gate Memories for 
Pulse-Stream Neural Networks", Electronics Letters, vol. 33 no. 5 (1997), pp. 
397-399. 
L. William Buchan, Alan F. Murray and H. Martin Reekie, "Standard CMOS 
Floating Gate Memories for Non-Volatile Weight Storage in Analogue VLSI 
Neural Networks", In Proceedings of the 15th IMACS World Con gress,vol. 6,pp. 
511-516, Berlin, 1997. 
F.2 Other Articles 
The following articles have not been published externally: 
L. W. Buchan, A. F. Murray and H. M. Reekie, "Floating Gate Memories for 
Pulse-Stream Neural Networks", PhDEE (Edinburgh University Department of 
Electrical Engineering Internal Postgraduate Journal), issue 3, April 1997 
L. W. Buchan, A. F. Murray and H. M. Reekie, "Pulse-Stream Neural Sensor 
Data Processors With Non-Volatile Weight Storage", Accepted for publication 
in Proceedings of IEEE Workshop on Neural Networks for Signal Processing 
1997 but withdrawn due to attendance difficulties 
Alan F. Murray and Bill Buchan, "A User's Guide to Non-Volatile, On-Chip 
Analogue Memory", Submitted for consideration for possible future external 
publication in the Electronics and Communications Engineering Journal. 
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